A delay locked loop (DLL) architecture includes a time cycle suppressor circuit suitable for use with synchronous integrated circuits containing a clock generator. Utilization of the improved delay locked loop architecture with a time cycle suppressor circuit disclosed herein enables reduction in the...http://www.google.se/patents/US7855584?utm_source=gb-gplus-sharePatent US7855584 - Low lock time delay locked loops using time cycle suppressor
