An apparatus and method for stacking integrated circuit devices which combine flip-chip technology and soldering methods with laminated stack frames to provide a vertical stack array with minimal parasitic inductance. Each laminated stack frame has a central cavity and includes a plurality of vias extending...http://www.google.se/patents/US5454160?utm_source=gb-gplus-sharePatent US5454160 - Apparatus and method for stacking integrated circuit devices
