An integrated circuit packaging structure, which can accommodate two or four memory chips in a single package. The feature rests upon a packaging structure that makes independent data buses between two memory chips, while implementing in parallel the address buses and control buses, and finally encapsulates...http://www.google.se/patents/US6225691?utm_source=gb-gplus-sharePatent US6225691 - Integrated circuit packaging structure
