WO2008033982A2 - Field effect transistor with raised source/drain fin straps - Google Patents

Field effect transistor with raised source/drain fin straps Download PDF

Info

Publication number
WO2008033982A2
WO2008033982A2 PCT/US2007/078366 US2007078366W WO2008033982A2 WO 2008033982 A2 WO2008033982 A2 WO 2008033982A2 US 2007078366 W US2007078366 W US 2007078366W WO 2008033982 A2 WO2008033982 A2 WO 2008033982A2
Authority
WO
WIPO (PCT)
Prior art keywords
fins
source
gate
forming
field effect
Prior art date
Application number
PCT/US2007/078366
Other languages
French (fr)
Other versions
WO2008033982A3 (en
Inventor
Brent A. Anderson
Thomas Ludwig
Edward J. Nowak
Original Assignee
International Business Machines Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation filed Critical International Business Machines Corporation
Priority to JP2009528465A priority Critical patent/JP5325106B2/en
Priority to EP07842398A priority patent/EP2070110A4/en
Priority to KR1020097007562A priority patent/KR101104040B1/en
Publication of WO2008033982A2 publication Critical patent/WO2008033982A2/en
Publication of WO2008033982A3 publication Critical patent/WO2008033982A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L2029/7858—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET having contacts specially adapted to the FinFET geometry, e.g. wrap-around contacts

Definitions

  • Figure 16 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400
  • Embodiments of the structure of the invention incorporate either conductive vias 31, 32 (see structure 300 of Figure 3) or taller source/drain regions (see structure 400 of Figure 4) in order to electrically connect the source/drain straps 71, 72 to the source/drain regions 41, 42 of each fin 60a-c. Also, disclosed are embodiments of associated methods of forming these structures.
  • Parallel semiconductor fins 60a-c are formed, using conventional lithographic processing techniques, in the semiconductor layer on the isolation layer 10 (504, see Figure 6).
  • the fins 60 are patterned so that the height to width ratio in the center portion corresponding to the channel region is appropriate for the type of FET being formed (505).
  • the fins can be patterned and etched so that the center portion 23 in which the channel region 43 will subsequently be formed has a height to width ratio that ranges between approximately 3:2 and 2:3.
  • an insulating cap (not shown) can be disposed on the top of the fin to provide a dielectric on the top surface of the fin which will be thicker than the gate dielectric on the sidewalls of the fin.
  • via holes 1011, 1012 are formed through the first dielectric layer 801 in the bottom surfaces 13 of the trenches such that each of the fins 60 is contacted by corresponding two via holes: one at the first end 21 of the fin and another at the second end 22 of the fin (518, see Figure 10).

Abstract

Therefore, disclosed above are embodiments of a multi-fin field effect transistor structure (300 or 400) (e.g., a multi-fin dual-gate FET or tri-gate FET) that provides low resistance strapping of the source/drain regions (41, 42) of the fins (60a-c), while also maintaining low capacitance to the gate (80) by raising the level of the straps (71, 72) above the level of the gate (80). Embodiments of the structure of the invention incorporate either conductive vias (31, 32) (see structure 300) or taller source/drain regions (see structure 400) in order to electrically connect the source/drain straps (71, 72) to the source/drain regions (41, 42) of each fin (60a-c). Also, disclosed are embodiments of associated methods of forming these structures.

Description

FIELD EFFECT TRANSISTOR WITH
RAISED SOURCE/DRAIN FIN STRAPS
TECHNICAL FIELD
[0001] The embodiments of the invention generally relate to multi-fin field effect transistors and, more particularly, to multi-fin field effect transistors having source/drain fin straps configured to minimize capacitance to the gate.
BACKGROUND ART
[0002] As transistor design is improved and evolves, the number of different types of transistors continues to increase. Multi-gated non-planar metal oxide semiconductor field effect transistors (FETs), including dual-gate non-planar FETs (e.g., finFETs) and tri-gate non-planar FETs, were developed to provide scaled devices with faster drive currents and reduced short channel effects over planar FETs.
[0003] Dual-gate non-planar FETs are FETs in which a channel region is formed in the center of a thin semiconductor fin. The source and drain regions are formed in the opposing ends of the fin on either side of the channel region. Gates are formed on each side of the thin semiconductor fin, and in some cases, on the top or bottom of the fin as well, in an area corresponding to the channel region. FinFETs specifically are dual-gate non-planar FETs in which the fin is so thin as to be fully depleted. The effective fin width is determined by the fin height (e.g., short wide fins can cause partial depletion of a channel). For a finfet, a fin thickness of approximately one-fourth the length of the gate (or less) can ensure suppression of deleterious short-channel effects, such as variability in threshold voltage and excessive drain leakage currents. FinFETs are discussed at length in U.S. patent 6,413,802 to Hu et al., which is incorporated herein by reference
[0004] Tri-gate non-planar FETs have a similar structure to that of dual-gate non- planar FETs; however, the fin width and height are approximately the same so that gates can be formed on three sides of the channel, including the top surface and the opposing sidewalls. The height to width ratio is generally in the range of 3:2 to 2:3 so that the channel will remain fully depleted and the three-dimensional field effects of a tri-gate FET will give greater drive current and improved short-channel characteristics over a planar transistor. For a detail discussion of the structural differences between dual-gate and tri-gate FETs see "Dual-gate (finFET) and Tri-Gate MOSFETs: Simulation and Design" by A Breed and K.P. Roenker, Semiconductor Device Research Symposium, 2003, pages 150-151, Dec. 2003 (incorporated herein by reference).
[0005] The effective channel width of both dual-gate and tri-gate FETs can be increased by incorporating multiple fins into the FET structure. In such multi-fin FETs, the source/drain regions of each fin are often strapped together with conductive straps. These source/drain straps mimic the source/drain regions of planar field effect transistors and allow for more flexible placement of contact vias. However, capacitance between the gate and the source/drain straps and, particularly, between the gate and a drain strap can significantly increase circuit delay (i.e., degrade switching speed) and increase power, due to the Miller effect. Therefore, there is a need in the art for a multi-fin field effect transistor structure and method of forming the structure that provides low resistance strapping of the source/drain regions of the fins, while also maintaining low capacitance to the gate. DISCLOSURE OF INVENTION
[0006] In view of the foregoing, disclosed herein are embodiments of a multi-fin field effect transistor structure (e.g., a multi-fin dual-gate or tri-gate FET) that provides low resistance strapping of the source/drain regions of the fins, while also maintaining low capacitance to the gate by raising the level of the straps above the gate. Embodiments of the structure of the invention incorporate either conductive vias or taller source/drain regions in order to electrically connect the raised source/drain straps to the source/drain regions of each fin in the structure. Also, disclosed are embodiments of associated methods of forming these structures.
[0007] More particularly, disclosed herein are embodiments of a field effect transistor (FET) that comprises a plurality of parallel semiconductor fins on an isolation layer. The isolation layer provides electrical isolation of the semiconductor fins from the underlying substrate and may comprise, for example, an insulator or isolating semiconductor regions. Each fin comprises source/drain regions in its opposing ends and a channel region in its center portion between the source/drain regions. For a tri-gate FET, the channel region of each fin can, for example, have a height to width ratio that ranges between approximately 3:2 and 2:3. Whereas, for a finFET, the channel region of each fin can, for example, have a height to width ratio that is approximately 4:1. Optionally, in each fin the source/drain regions at the opposing ends can be wider than the channel region in the center portion n order to reduce resistance. A gate traverses the center portion of each fin such that it covers the top surface and opposing sidewalls of each channel region. The top surface of the gate and the top surfaces and, optionally, the opposing sidewalls of the source/drain regions can comprise a suicide. [0008] Additionally, raised conductors (i.e., raised source/drain straps) traverse and are electrically connected to the source/drain regions of each fin. Specifically, one conductor traverses and is electrically connected to the fins at one end and another conductor traverses and is electrically connected to the fins at the other end. However, in order minimize capacitance to the gate, the level of the conductors is raised above the level of the gate. Thus, a first distance between the isolation layer and a top surface of the gate is less than a second distance between the isolation layer and a bottom surface of each conductor.
[0009] In one embodiment vias extend between the raised source/drain straps and each of the fins so as to electrically connect the fins to the straps. Specifically, for each fin, a first via extends from a first end of the fin to the first conductor and a second via extends from a second end of the fin to the second conductor. These vias can be lined with a conductive lining (e.g., titanium (Ti), tantalum (Ta), titanium nitride (TiN), tantalum nitride (TaN), etc.) and can be filled with a conductive material (e.g., copper (Cu)).
[0010] A method of forming the embodiment of the field effect transistor, described above, with vias that electrically connect the raised conductors (i.e., the raised source/drain straps) to the fins can comprise providing a wafer with a semiconductor layer on an isolation layer. Parallel semiconductor fins are formed in the semiconductor layer. Specifically, the fins are patterned so that the height to width ratio in the center portion (i.e., the channel region) is appropriate for the type of FET being formed (e.g., finFET or tri-gate FET). Additionally, the fins can be patterned so that the ends of the fins (i.e., the source/drain regions) are wider than this center portion. After fin formation, a gate can be formed that traverses the center portion (i.e., the channel region) of each fin covering both the top surface and opposing sidewalls. Additional FET processing, including source/drain implantation and suicide formation, can be performed following gate formation.
[0011] Then, a dual damascene process can be used to form the raised conductors (i.e., raised source/drain straps) that traverse the fins at each end as well as the vias that electrically connect the source/drain straps to the source/drain regions of each fin. Specifically, a first dielectric layer can be formed over the structure and trenches are formed in this first dielectric layer. That is, a first trench is formed that traverses the fins at a first end and a second trench is formed that traverses the fins at a second end. These trenches are also formed so that a first distance between the isolation layer and a top surface of the gate is less than a second distance between the isolation layer and the bottom surfaces of the trenches. Then, via holes are formed through the first dielectric layer in the bottom surfaces of the trenches such that each fin is contacted by two via holes: a first via hole at a first end with a first source/drain region and a second via hole at a second end with a second source/drain region. The via holes and trenches are then filled with a conductor.
[0012] To fill the via holes and trenches, they are first lined with an electrically conductive liner (e.g., tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (TiN), etc.). Once the via holes and trenches are lined, an electroplating process can be performed to fill the via holes and trenches with a conductor (e.g., copper (Cu)). After the electroplating process, a polishing process is performed in order to remove any conductive material (e.g., the conductor or conductive liner) from above the first dielectric layer. [0013] After removing any conductive material from the first dielectric layer, a second dielectric layer can be formed over the first dielectric layer and over the conductor-filled trenches (i.e., over the source/drain straps). Contact vias can be formed through the second dielectric layer to the source/drain straps and gate below.
[0014] In another embodiment of the field effect transistor of the invention, instead of using vias to electrically connect the raised conductors (i.e., the raised source/drain straps) to the fins, the source/drain regions are made taller. Specifically, the channel region of each fin has a first height that is shorter than a second height of the source/drain regions such that a first distance between the isolation layer and a top surface of the gate is less than a second distance between the isolation layer and the bottom surfaces of the source/drain straps. For example, the height of the source/drain regions can be approximately twice the height of the channel region to ensure that the raised source/drain straps are above the level of the gate. However, to reduce the resistance in the source/drain regions caused by the increased height, the top portion (e.g., the top half) of the fins in the source/drain regions can comprise a suicide.
[0015] A method of forming the field effect transistor, described above, with taller source/drain regions connected to raised source/drain straps can comprise providing a wafer with a semiconductor layer on an isolation. Parallel semiconductor fins can be formed from the semiconductor layer such that each of the fins has a center portion (i.e., a channel region) with a first height that is disposed between opposing ends (i.e., source/drain regions) with a second height and such that the first height is less than the second height. For example, the ends of the fins can be formed so that they are approximately twice as tall as the center portion of the fins. [0016] More specifically, a wafer is provided that comprises a semiconductor layer, having the predetermined second height. A hard mask is formed on the semiconductor layer and then, etched to form a trench that exposes a section of the semiconductor layer. The exposed surface of this section of the semiconductor layer is oxidized. Optionally, the oxidized portion of the semiconductor layer is planarized or removed. The remainder of the semiconductor layer in this section is left with a reduced height (i.e., the first height) that is less than (e.g., approximately 1A) the height of the rest of the semiconductor layer (i.e., the second height).
[0017] The fins are then formed in the semiconductor layer such that the center portion (i.e., the channel region) of each fin has the first height and the ends (i.e., the source/drain regions) have the second height. Additionally, the fins are patterned so that the height to width ratio in the center portion (i.e., the channel region) is appropriate for the type of FET being formed (e.g., finFET or tri-gate FET).
[0018] After fin formation, a gate can be formed that traverses the center portion (i.e., the channel regions) of each fin covering the top surfaces and opposing sidewalls and a suicide can be formed in the top surface of the gate.
[0019] Then, a first dielectric layer can be formed over the entire structure. The first dielectric layer can be planarized to expose the hard mask and the remainder of the hard mask can be selectively removed to expose the ends (i.e., the source/drain regions) of the fins.
[0020] After selectively removing the remainder of the hard mask, additional FET processing, including source/drain implantation and suicide formation, can be performed. [0021] Specifically, in order to reduce resistance caused by the increased height in the source/drain regions a thick suicide can be formed in a top portion (e.g., a top half) of the source/drain regions of each of the fins.
[0022] Then, the raised conductors (i.e., the raised source/drain straps) are formed on the tall source/drain regions. For example, a conductive material, such as tungsten (W), can be deposited over the structure, lithographically patterned and etched to form straps that traverse each of the fins at both ends (i.e., a first source/drain strap at a first end and a second source/drain strap at a second end).
[0023] After the source/drain straps are formed, a second dielectric layer can be formed over the straps. Contact vias can be formed through the second dielectric layer to the source/drain straps and gate below.
[0024] These and other aspects of the embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments of the invention without departing from the spirit thereof, and the embodiments of the invention include all such modifications.
BRIEF DESCRIPTION OF THE DRAWINGS
[0025] The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:
[0026] Figure 1 is a schematic diagram illustrating a cross-sectional view of a multi-fin field effect transistor with source/drain straps; and [0027] Figure 2 is a schematic diagram illustrating a top view of a multi-fin field effect transistor with source/drain straps;
[0028] Figure 3 is a schematic diagram illustrating a cross-sectional view of an embodiment of the multi-fin field effect transistor with raised source/drain straps of the invention;
[0029] Figure 4 is a schematic diagram illustrating a cross-sectional view of an embodiment of the multi-fin field effect transistor with raised source/drain straps of the invention;
[0030] Figure 5 is a flow diagram illustrating an embodiment of a method of forming the field effect transistor 300 of Figure 3;
[0031] Figure 6 is a schematic diagram illustrating a top view of a partially completed field effect transistor 300;
[0032] Figure 7 is a schematic diagram illustrating a cross-sectional view of the structure of Figure 6;
[0033] Figure 8 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 300;
[0034] Figure 9 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 300;
[0035] Figure 10 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 300;
[0036] Figure 11 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 300;
[0037] Figure 12 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 300; [0038] Figure 13 is a flow diagram illustrating an embodiment of a method of forming the field effect transistor 400 of Figure 4;
[0039] Figure 14 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0040] Figure 15 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0041] Figure 16 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0042] Figure 17 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0043] Figure 18 is a schematic diagram illustrating a top view of the structure of Figure 17;
[0044] Figure 19 is a schematic diagram illustrating a top view of a partially completed field effect transistor 400;
[0045] Figure 20 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0046] Figure 21 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0047] Figure 22 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400;
[0048] Figure 23 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400; and
[0049] Figure 24 is a schematic diagram illustrating a cross-sectional view of a partially completed field effect transistor 400. BEST MODE FOR CARRYING OUT THE INVENTION
[0050] The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the embodiments of the invention.
[0051] As mentioned above and referring to Figures 1 and 2 in combination, the effective channel width of both dual-gate FETs and tri-gate FETs can be increased by incorporating multiple fins 60a-c into the FET structure 100. In dual-gate and tri-gate FETs, the source/drain regions 41, 42 of multiple fins 60a-c are often strapped together with conductive straps (i.e., source/drain straps 71, 72). These source/drain straps 71, 72 mimic the source/drain regions of planar FETs and allow for more flexible placement of contact vias 91, 92. However, as illustrated in structure 100 of Figure 1, these conductive source/drain straps 71, 72 are typically formed in the same horizontal plane as the gate 80 and result in parasitic capacitance. This capacitance between the gate 80 and the source/drain straps 71, 72 and, particularly, between the gate and the drain strap can significantly increase circuit delay (i.e., degrade switching speed) and increase power, due to the Miller effect. Therefore, there is a need in the art for a multi-fin field effect transistor structure and method of forming the structure that provides low resistance strapping of the source/drain regions of the fins, while also maintaining low capacitance to the gate.
[0052] In view of the foregoing and referring to both Figures 3 and 4 in combination with Figure 2, disclosed herein are embodiments of a multi-fin field effect transistor structure (e.g., a multi-fin dual-gate FET, such as a finFET, or a multi-fin tri- gate FET) that provides low resistance strapping of the source/drain regions 41, 42 of the fins 60a-c, while also maintaining low capacitance to the gate 80 by raising the level of the straps 71, 72 above the level of the gate 80. Embodiments of the structure of the invention incorporate either conductive vias 31, 32 (see structure 300 of Figure 3) or taller source/drain regions (see structure 400 of Figure 4) in order to electrically connect the source/drain straps 71, 72 to the source/drain regions 41, 42 of each fin 60a-c. Also, disclosed are embodiments of associated methods of forming these structures.
[0053] More particularly, disclosed herein are embodiments of a field effect transistor 300 of Figure 3 or 400 of Figure 4 configured as a dual-gate FET, such as a finFET, or a trigate FET. The structures 300 and 400 each comprise a plurality of parallel semiconductor fins 60a-c on an isolation layer 10 (see Figure 2). The isolation layer provides electrical isolation of the semiconductor fins from the underlying substrate and may comprise an insulator, such as an insulator formed using a Silicon-On-Insulator (SOI) wafer, or alternatively, may comprise isolating semiconductor regions. These semiconductor fins can, for example, comprise silicon fins. [0054] Each fin 60 comprises source/drain regions 41, 42 in opposing ends 21, 22 and a channel region 43 in the center portion 23 between the source/drain regions 41, 42. The source/drain regions and channel region of each fin can be appropriately doped depending upon whether the FET is an n-FET or p-FET.
[0055] Additionally, the height, width, and doping of the channel region of each fin can be predetermined depending upon whether the FET is a fully or partially depleted dual-gate FET or a tri-gate FET. For example, for a tri-gate FET, the channel region 43 of each of the fins 60 can have a predetermined height to width ratio that ranges between approximately 3:2 and 2:3. Whereas, for a finFET (e.g., a fully depleted dual-gate FET), the channel region 43 of each of the fins 60 can have a predetermined height to width ratio that is approximately 4:1, or more.
[0056] Optionally, the ends 21, 22 (i.e., the source/drain regions 41, 42) of each of the fins 60 can be wider than the center 23 (i.e., the channel region 43) in order to reduce resistance. For example, the width of the center portion 23 of each fin can be approximately 3-40nm and the width at the ends 21, 22 can be three or more times wider (e.g., approximately 9-200nm) than the center portion. Also, the top surface 12 of the gate 80 and the top surfaces and, optionally, the opposing sidewalls of the ends 21, 22 (i.e., the source/drain regions 41, 42) of the fins 60 can comprise a suicide 50.
[0057] A gate 80 traverses the center portion 23 (i.e., the channel region 43) of each fin 60 such that it covers the top surface and opposing sidewalls. Specifically, a thin gate dielectric layer is adjacent to the opposing sidewalls and optionally, the top surface, of the center portion 23 of each fin and a deposited and patterned gate conductor (e.g., a gate polysilicon) is on the gate dielectric layer. The gate 80 is contacted by a single contact via 93. The gate is furthermore bordered by an electrically insulating spacer 85, typically comprising silicon nitride or silicon dioxide.
[0058] Additionally, raised conductors 71, 72 (e.g., copper (Cu) or tungsten (W) source/drain straps) traverse and are electrically connected to the top surfaces, and optionally a portion of the sidewalls, of the source/drain regions 41, 42 of each of the fins 60. Specifically, one conductor 71 (i.e., a first conductor or first source/drain strap) traverses and is electrically connected to the fins 60 at one end 21 (i.e., connected to the first source/drain regions 41 of each fin 60 at a first end 21) and another conductor 72 (i.e., a second conductor or second source/drain strap) traverses and is electrically connected to the fins at the other end 22 (i.e., connected to the second source/drain regions 42 of each fin at a second end 22). However, in order to minimize capacitance to the gate 80 and, particularly, between the gate conductor and the conductive straps, the level of the conductors 71, 72 is raised above the gate 80. Thus, a first distance 16 between the isolation layer 10 and a top surface 12 of the gate 80 is less than a second distance 15 between the isolation layer 10 and a bottom surface 13 of each conductor 71, 72. As mentioned above, embodiments of the invention incorporate either conductive vias 31, 32 (see structure 300 of Figure 3) or fins with taller source/drain regions 41, 42 (see structure 400 of Figure 4) in order to electrically connect the source/drain straps 71, 72 to the source/drain regions 41, 42 of the fins 60.
[0059] Referring to Figure 3 in combination with Figure 2, in the structural embodiment 300 of the invention vias 31, 32 extend between the raised conductors 71, 72 (i.e., the source/drain straps) and each of the fins 60a-c in order to electrically connect the fins 60a-c and raised conductors 71, 72. Specifically, for each fin 60, a first via 31 extends between a first end 21 of the fin and the first conductor 71 and a second via 32 extends between a second end 22 of the fin and the second conductor 72. These vias 31 , 32 can be lined with a conductive lining 54 (e.g., titanium (Ti), tantalum (Ta), titanium nitride (TiN), tantalum nitride (TaN), etc.) and can be filled with a conductive material 55 (e.g., copper (Cu)). The length of the vias 31, 32 between the fins and conductors should be a predetermined length that is greater than the height 18 of the gate above the fins. With current processing techniques, the length 18 of the portion of the gate 80 that is above the center portion 23 of the fins 60 is typically approximately equal to the height 17 of the fins 60. Thus, the predetermined length 19 of the vias 31 , 32 will be approximately equal to or greater than the length 18 of the portion of the gate 80 above the fins 60 as well as the height 17 of the fins themselves.
[0060] Referring to Figure 5, an embodiment of a method of forming the field effect transistor 300 of Figure 3 with vias 31, 32 that electrically connect the source/drain straps 71, 72 to the fins 60 can comprise providing a wafer that comprises a semiconductor layer (e.g., a silicon layer) on an isolation layer 10 (502).
[0061] Parallel semiconductor fins 60a-c are formed, using conventional lithographic processing techniques, in the semiconductor layer on the isolation layer 10 (504, see Figure 6). The fins 60 are patterned so that the height to width ratio in the center portion corresponding to the channel region is appropriate for the type of FET being formed (505). Specifically, if a tri-gate FET is being formed, the fins can be patterned and etched so that the center portion 23 in which the channel region 43 will subsequently be formed has a height to width ratio that ranges between approximately 3:2 and 2:3. Furthermore, an insulating cap (not shown) can be disposed on the top of the fin to provide a dielectric on the top surface of the fin which will be thicker than the gate dielectric on the sidewalls of the fin. This may be formed by oxidation of the exposed silicon to form a cap of silicon dioxide, typically between 4nm and 20nm thick. If a finFET is being formed, the fins can be patterned and etched so that the center portion 23, in which the channel region 43 will subsequently be formed, has a height to width ratio of approximately 4:1. Additionally, the fins 60a-c can be patterned so that the opposing ends 21, 22, (i.e., the source/drain regions 41, 42) are wider than the center portion 23 (i.e., the channel region 43) (506). For example, the width of the center portion 23 of each fin 60 can be approximately 3-40nm and the width of the opposing ends 21, 22 can be three or more times wider (e.g., approximately 9-200nm) than the center portion 23.
[0062] After fin formation at process 504, a gate 80 can be formed that traverses the center portion 23 of each fin, thereby, covering the channel regions 43 (508). Specifically, a thin gate dielectric layer can be deposited or grown on the sidewalls, and optionally on the top surface, of the center portion of each fin. Then, a gate conductor can be deposited on the gate dielectric layer and lithographically patterned so that it extends across the center portion of each fin. Additionally, electrically insulating sidewall spacers 85 (e.g., silicon nitride or silicon dioxide sidewall spacers) can be formed adjacent to the gate sidewalls using conventional sidewall spacer processing techniques.
[0063] Following gate formation at process 508, additional FET processing can be performed (e.g., halo implantation, source/drain extension implantation, source/drain implantation, fin spacer formation, gate sidewall spacer formation, etc.) (509). Additionally, silicon or silicon/germanium can be selectively grown on the exposed ends of the fins, and a suicide 50 (e.g., cobalt, platinum, or nickel suicide) can be formed in the top surface 12 of the gate conductor 80 and the top surfaces and, optionally, the sidewalls of source/drain regions 41, 42 of each of the fins 60 (510, see Figure 7). [0064] A conventional dual damascene process can be used to form the raised conductors 71, 72 (i.e., the metal (e.g., Cu) source/drain straps) that traverse the fins 60 at each end 21, 22 as well as the vias 31, 32 that electrically connect the source/drain straps 71, 72 to the source/drain regions of each fin in structure 300 of Figure 3. Specifically, a first dielectric layer 801 (e.g., an oxide layer) can be formed (e.g., deposited) over the structure (i.e., over the fins 60 and gate 80) and planarized (512, see Figure 8). Then, trenches 911, 912 are formed (e.g., lithographically patterned and etched) in the first dielectric layer 801 such that a first trench 911 traverses the fins 60 at a first end 21 and a second trench 912 traverses the fins 60 at a second end 22 and such that a first distance 16 between the isolation layer 10 and a top surface 12 of the gate 80 is less than a second distance 15 between the isolation 10 layer and the bottom surfaces 13 of the trenches 911, 912 (514-516, see Figure 9). After the trenches are formed via holes 1011, 1012 are formed through the first dielectric layer 801 in the bottom surfaces 13 of the trenches such that each of the fins 60 is contacted by corresponding two via holes: one at the first end 21 of the fin and another at the second end 22 of the fin (518, see Figure 10).
[0065] The via holes 1011, 1012 and trenches 911, 912 are then filled with a conductor 55. More specifically, the vias 1011, 1012 and the trenches 911, 912 are lined with an electrically conductive liner 54 (e.g., tantalum (Ta), tantalum nitride (TaN), titanium (Ti), titanium nitride (TiN), etc.) (520, see Figure 10). Once the via holes 1011, 1012 and trenches 911, 912 are lined at process 520, an electroplating process can be performed to fill the lined via holes 1011, 1012 and trenches 911, 912 with the conductor 55 (e.g., copper (Cu)) (522). Thus, the metal source/drain straps 71, 72 are formed above the level of the gate 80 and are electrically connected to the source/drain regions 41, 42 by vias 31, 32. Optionally, vias (contacts) to the gate electrode may be simultaneously formed during these process steps.
[0066] After the electroplating process at 522, a polishing process (e.g., chemical mechanical planarization) is performed in order to remove any conductive material (e.g., the conductor 55 or conductive liner 54) from above the first dielectric layer 801 (524, see Figure 11).
[0067] After removing any conductive material from the first dielectric layer 801 at process 524, a second dielectric layer 802 (e.g., another oxide layer) can be formed (e.g., deposited) over the first dielectric layer 801 and over the conductor-filled trenches (i.e., the source/drain straps 71, 72) (526, see Figure 12). The second dielectric layer is then planarized and at each end 21, 22 of the transistor, an additional via 91, 92 (i.e., a contact via) can be formed through the second dielectric layer 802 to the corresponding source/drain strap 71, 72 below (528, see Figure 3). A contact via 93 can simultaneously be formed through the second dielectric layer 802 to the gate 80 (see Figure 2).
[0068] Alternatively, referring to Figure 4 in combination with Figure 2, in the field effect transistor 400 of the invention instead of using vias to electrically connect the raised conductors 71, 72 (i.e., the raised source/drain straps) to the fins 60, the source/drain regions 41, 42 are made taller. Specifically, the center portion 23 (i.e., the channel region 43) of each of the fins 60 has a first height 14 that is shorter than a second height 15 of the ends 21, 22 (i.e., the source/drain regions 41, 42) of the fins. The straps 71, 72 are placed directly on the taller source/drain regions 41, 42 such that a first distance 16 between the isolation layer 10 and a top surface 12 of the gate 80 is less than a second distance 15 between the isolation layer 10 and the bottom surfaces 13 of the source/drain straps 71, 72 (i.e., the height of the fins at the ends 21, 22). [0069] For example, with current processing techniques, the length 18 of the portion of the gate that is above the center portion 23 of the fins 60 is typically approximately equal to the height 14 of the fins at that center portion. Thus, the second height 15 of the source/drain regions 41, 42 in this embodiment can be approximately twice the first height 14 of the channel region 43 or greater to ensure that the source/drain straps 71, 72 are above the level of the gate 80. However, to reduce the resistance in the source/drain regions 41, 42 caused by the increased height, the top portion 9 (e.g., the top half) of the fins 60 in the source/drain regions 41, 42 can comprise a thick suicide 50.
[0070] Referring to Figure 13, an embodiment of a method of forming the field effect transistor 400 of Figure 4 with taller source/drain regions 41, 42 can comprise forming parallel semiconductor fins 60 from a semiconductor layer on an isolation layer 10 such that each of the fins 60 has a center portion 23 corresponding (i.e., a channel region 43) with a first height 14 and ends 21, 22 (i.e., source/drain regions 41, 42) with a second height 15 on either side of the center portion 23. Specifically, the center portion 23 of each fin is formed with a height 14 that is less than (e.g., approximately 1A) that of the ends 21, 22 of the fins 60.
[0071] More specifically, a wafer is provided that comprises a semiconductor layer 1460 (e.g., a silicon layer), having a predetermined height 15 (i.e., the second height), on an isolation layer 10 (1302, see Figure 14).
[0072] A hard mask 1490 is formed on the semiconductor layer 1460 (1304). For example, a multi-layer hard mask 1490 can be formed that comprises a silicon dioxide (SiO2) layer on the semiconductor layer 1490, a polysilicon layer on the SiO2 layer and a silicon nitride (SiN) layer on the polysilicon layer. [0073] A trench or opening 1591 can be etched through the hard mask 1490 to expose a section of the semiconductor layer 1460 (1306, see Figure 15). The exposed surface of the semiconductor layer 1460 is oxidized (e.g., using a poly-buffered local oxidation process) to form an oxidized portion 1592 of the semiconductor layer (1308, see Figure 15). Due to the poly-buffered local oxidation process and specifically, due to the various layers in the hard mask, the oxidized portion 1592 extends a predetermined depth into the semiconductor layer 1460 and is tapered upwards at the outer edges.
[0074] The oxidized portion 1592 of the semiconductor layer 1460 is removed (e.g., by wet etch, selective non-directional etch, etc.) and the remainder of the semiconductor layer 1460 in this section is left with a reduced height 14 (i.e., the first height) that is less than (e.g., approximately Vi) the height 15 of the rest of the semiconductor layer 1460 (i.e., the second height) (1310, see Figure 16). As mentioned above, due to the poly-buffered local oxidation process, the oxidized portion 1592 extends a predetermined depth into the semiconductor layer and is tapered upwards at the outer edges. Thus, when this oxidized portion is removed, the remainder of the semiconductor layer 1460 in this section has an approximately planar surface at the first height 14 and this surface is tapered at the outer edges upwards to the second height 15.
[0075] After removing the oxidized portion from the semiconductor layer, a dielectric cap 1470 (e.g. a silicon dioxide cap, or a silicon nitride/silicon dioxide stack cap) is formed (1311) . Next, parallel fins 60 are formed (e.g., lithographically patterned and etched) in the semiconductor layer 1460-cap 1470/ hard mask 1490 stack such that the center portion 23 of each fin 60a-c (i.e., the channel region) has the first height 14 and the ends 21, 22 (i.e., the source/drain regions 41, 42) have the second height 15 (1312- 1313, see Figures 17-18). The fins are also patterned so that the height to width ratio in the channel region 43 is appropriate for the type of FET being formed (1314). Specifically, if a tri-gate FET is being formed, the fins 60 can be formed so that the center portion 23 has a height to width ratio that ranges between approximately 3:2 and 2:3. Whereas if a finFET is being formed, then the fins 60 can be formed so that the channel portion 23 has a height to width ratio of approximately 4:1 or more. Additionally, the fins 60a-c can be patterned and etched so that the opposing ends 21, 22 (i.e., the source/drain regions 41, 42) are wider than the center portion 23 (i.e., the channel region 43) (1315). For example, the width of the center portion 23 of each fin 60 can be approximately 3- 40nm and the width of the opposing ends 21, 22 can be three or more times wider (e.g., approximately 9-200nm) than the center portion 23. The dielectric cap 1470 can optionally be removed from above the fins, particularly, if a tri-gate FET is being formed. [0076] After fin formation at process 1312, a gate 80 can be formed that traverses the center portion 23 of each of the fins 60, thereby covering the channel regions 43 (1316, see Figure 19). Specifically, a thin gate dielectric layer can be deposited or grown on the opposing sidewalls, and optionally the top surface, of the center portion of each fin. Then, a gate conductor can be deposited on the gate dielectric layer and lithographically patterned sot that it extends across the center portion of each fin. Additionally, electrically insulating sidewall spacers 85 (e.g., silicon nitride or silicon dioxide sidewall spacers) can be formed adjacent to the gate sidewalls.
[0077] Once the gate 80 is formed, various spacers, extension and halo ion- implants are performed according to the device design requirements (1317). Selective silicon or silicon/germanium can be further be formed on the exposed ends of the fins, and a suicide 50 can be formed on surfaces of the ends of the fins and in the top surface 12 ofthe gate 80 (1318).
[0078] After the suicide 50 is formed at process 1318, a first dielectric layer 2001 (e.g., an oxide layer) can be formed (e.g., deposited) over the fins and the gate and then, planarized (e.g., using a chemical mechanical planarization process) to expose the hard mask 1490 (1320-1322, see Figure 20). The remainder of the hard mask 1490 that is exposed can be selectively removed to expose the source/drain regions 41, 42 at the ends 21, 22 of the fins 60, while leaving the 1st dielectric layer 2001 over the gate 80 in the center 23 of each fin 60 (1324, see Figure 21).
[0079] A suicide 50 (e.g., cobalt, platinum, or nickel suicide) can be formed in a top portion 9 of the exposed source/drain regions 41, 42 of each of the fins. In order to reduce resistance caused by the increased height of the source/drain regions 41, 42, a thick suicide 50 can be formed. For example, the suicide 50 can be formed so that it comprises the entire top half of the source/drain regions (1328, see Figure 22).
[0080] Conductors 71, 72 (i.e., source/drain straps) are then formed across the exposed source/drain regions 41, 42 and the first dielectric layer 2001 between the fins 60 (1330, see Figure 24). These source/drain straps 71, 72 can be formed by depositing a blanket layer of a conductive material (e.g., tungsten (W)) over the source/drain regions 41, 42. The conductive material can be lithographically patterned and etched so that source/drain straps are formed that traverse each of the fins 60 at both ends 21, 22 (i.e., a first strap 71 at a first end 21 and a second strap 72 at a second end 22). Since the source/drain straps 71, 72 contact the source/drain regions 41, 42 and the source/drain regions 41, 42 are as tall as or taller than the gate 80, the metal source/drain straps 71, 72 are formed above the level of the gate 80. [0081] Alternatively, a damascene strap process may be used to form the straps 71, 72. During such a damascene strap process, an additional dielectric layer is formed on the surface of the wafer, trenches are patterned and etched to a depth sufficient to expose at least the tops of the suicided fins, and a conductor is deposited (e.g. CVD tungsten, or electroplated copper) to fill the trenches. Then, a CMP or other planarization process is used to remove the conductor from the top surface of the wafer except where the conductor remains filling the previously formed trenches.
[0082] After the source/drain straps are formed at process 1330, a second dielectric layer 2002 can be formed (e.g., deposited and planarized) over the structure (i.e., over the straps, over any exposed regions of the fins, over the first dielectric layer, etc.) (1332, see Figure 24). Vias (i.e., contact vias 91, 92, 93) can be then formed through the second dielectric layer 2001 to the source/drain straps 71, 72 as well as the gate 80 below (1334, see Figures 2 and 4).
[0083] Therefore, disclosed above are embodiments of a multi-fin field effect transistor structure (e.g., a multi-fin dual-gate FET or tri-gate FET) and method that provides low resistance strapping of the source/drain regions of multiple fins, while also maintaining low capacitance to the gate by raising the level of the straps above the level of the gate. Embodiments of the structure of the invention incorporate either conductive vias or taller source/drain regions in order to electrically connect the source/drain straps to the source/drain regions of each fin. The structure of the invention results in reduced capacitance and, thereby, results in lower operation power of finFET or tri-gate circuits, reduced circuit delay and increased circuit speed. These benefits can be realized in microprocessor, memory, ASIC, analog, Digital Signal Processors, and other large-scale integrated circuit applications. [0084] The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, those skilled in the art will recognize that the embodiments of the invention described herein can be practiced with modification within the spirit and scope of the appended claims.

Claims

CLAIMSWhat is claimed is:
1. A field effect transistor comprising: an isolation layer; a plurality of semiconductor fins on said isolation layer, wherein said semiconductor fins are parallel and wherein each of said semiconductor fins comprises source/drain regions and a channel region between said source/drain regions; a gate covering said channel region of each of said fins; and a conductor that traverses and is electrically connected to each of said fins at an end, wherein a first distance between said isolation layer and a top surface of said gate is less than a second distance between said isolation layer and a bottom surface of said conductor.
2. The field effect transistor of claim 1 , wherein said conductor comprises a metal strap.
3. The field effect transistor of claim 1 , wherein said conductor comprises one of a copper strap and a tungsten strap.
4. The field effect transistor of claim 1 , further comprising a second conductor that traverses and is electrically connected to each of said fins at second end.
5. The field effect transistor of claim 1, wherein said source/drain regions are wider than said channel region in each of said fins.
6. A field effect transistor comprising: an isolation layer ; a plurality of semiconductor fins on said isolation layer, wherein said semiconductor fins are parallel and wherein each of said semiconductor fins comprises source/drain regions and a channel region between said source/drain regions; a gate covering said channel region of each of said fins; a conductor that traverses each said fins at an end; and a plurality of vias that electrically connect said fins at said end to said conductor, wherein a first distance between said isolation layer and a top surface of said gate is less than a second distance between said isolation layer and a bottom surface of said conductor.
7. The field effect transistor of claim 6, wherein said conductor comprises a metal strap.
8. The field effect transistor of claim 6, wherein said conductor comprises a copper strap and wherein said vias comprise copper-filled vias.
9. The field effect transistor of claim 6, further comprising a conductive liner in said vias, wherein said conductive liner comprises one of titanium, titanium nitride, tantalum and tantalum nitride.
10. The field effect transistor of claim 6, wherein a predetermined length of said vias is greater than a height of said gate above said fins.
11. The field effect transistor of claim 6, further comprising a second conductor that traverses and is electrically connected to each of said fins at a second end.
12. The field effect transistor of claim 6, wherein said source/drain regions are wider than said channel region in each of said fins.
13. A field effect transistor comprising: an isolation layer; a plurality of semiconductor fins on said isolation layer, wherein said semiconductor fins are parallel and wherein each of said semiconductor fins comprises source/drain regions and a channel region between said source/drain regions; a gate covering said channel region of each of said fins; and a conductor that traverses and is electrically connected to each of said fins at an end, wherein said channel region has a first height that is shorter than a second height of said source/drain regions such that a first distance between said isolation layer and a top surface of said gate is less than a second distance between said isolation layer and a bottom surface of said conductor.
14. The field effect transistor of claim 13, wherein said conductor comprises a metal strap.
15. The field effect transistor of claim 13, wherein said conductor comprises a tungsten strap.
16. The field effect transistor of claim 13, wherein said second height is approximately twice said first height.
17. The field effect transistor of claim 13, wherein a top portion of each of said fins in said source/drain regions comprises a suicide.
18. The field effect transistor of claim 13 , wherein a top half of each of said fins in said source/drain regions comprises a suicide.
19. The field effect transistor of claim 13, further comprising a second conductor that traverses and is electrically connected to each of said fins at a second end.
20. The field effect transistor of claim 13, wherein said source/drain regions are wider than said channel region in each of said fins.
21. A method of forming a field effect transistor, said method comprising: forming a gate that covers a channel region of each of a plurality of parallel semiconductor fins; forming a first dielectric layer on said fins and said gate; forming trenches in said first dielectric layer such that a first trench traverses said fins at a first end of said fins and a second trench traverses said fins at a second end of said fins and such that a first distance between said isolation layer and a top surface of said gate is less than a second distance between said isolation layer and bottom surfaces of said trenches; forming a plurality of via holes in said first dielectric layer through said bottom surfaces of said trenches such that each of said fins is contacted by a via hole at both said first end and said second end; and filling said via holes and said trenches with a conductor.
22. The method of claim 21 , further comprising, before said filling of said trenches and said via holes with said conductor, lining said via holes and said trenches with a conductive liner.
23. The method of claim 22, wherein said conductive liner comprises one of tantalum, titanium, tantalum nitride and titanium nitride.
24. The method of claim 22, wherein said filling of said trenches and said via holes comprises, after said lining of said via holes and said trenches, performing an electroplating process and wherein said method further comprises, after said electroplating process, performing a polishing process to remove said conductor and said conductive liner from above said first dielectric layer.
25. The method of claim 21 , further comprising : forming a second dielectric layer on said first dielectric layer and on said conductor in said trenches; and forming additional vias to said conductor in each of said trenches through said second dielectric layer.
26. The method of claim 21 , before said forming of said first dielectric layer, forming a suicide in top surfaces of at least one of said gate and said source/drain regions of said fins.
27. A method of forming a field effect transistor, said method comprising: forming a plurality of parallel semiconductor fins on an isolation layer such that each of said fins has a channel region with a first height between source/drain regions with a second height, wherein said first height is less than said second height; forming a gate to cover said channel region of each of said fins such that said gate is below said second height; and forming conductors that traverse each of said fins at both a first end and a second end.
28. The method of claim 27, wherein said forming of said fins comprises: forming a hard mask on a semiconductor layer on said isolation layer, wherein said semiconductor layer has approximately said second height; etching a trench in said hard mask to expose a section of said semiconductor layer; oxidizing an exposed surface of said section to form an oxidized portion of said semiconductor layer; removing said oxidized portion such that a remainder of said semiconductor layer in said section has said first height; and forming said fins in said semiconductor layer such that said channel region of each of said fins corresponds to said section with said first height.
29. The method of claim 28, further comprising: after said forming of said gate, forming a first dielectric layer on said fins and said gate; planarizing said first dielectric layer; and selectively removing a remainder of said hard mask to expose said source/drain regions of said fins.
30. The method of claim 29, further comprising, after said forming of said gate and before said forming of said first dielectric layer, forming a suicide in a top surface of said gate.
31. The method of claim 29, further comprising, after said selectively removing of said remainder of said hard mask, forming a suicide in a top portion of said source/drain region of each of said fins.
32. The method of claim 29, further comprising, after said selectively removing of said remainder of said hard mask, forming a suicide in a top half of said source/drain region of each of said fins.
33. The method of claim 28, wherein said forming of said conductors comprises forming metal straps.
34. The method of claim 28, wherein said forming of said conductors comprises forming tungsten straps.
35. The method of claim 28, further comprising: after said forming of said conductors, forming a second dielectric layer on said conductors; and forming vias to said conductors through said second dielectric layer.
PCT/US2007/078366 2006-09-15 2007-09-13 Field effect transistor with raised source/drain fin straps WO2008033982A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2009528465A JP5325106B2 (en) 2006-09-15 2007-09-13 Field effect transistor with high source / drain fin strap
EP07842398A EP2070110A4 (en) 2006-09-15 2007-09-13 Field effect transistor with raised source/drain fin straps
KR1020097007562A KR101104040B1 (en) 2006-09-15 2007-09-13 Field effect transistor with raised source/drain fin straps

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/532,207 US7456471B2 (en) 2006-09-15 2006-09-15 Field effect transistor with raised source/drain fin straps
US11/532,207 2006-09-15

Publications (2)

Publication Number Publication Date
WO2008033982A2 true WO2008033982A2 (en) 2008-03-20
WO2008033982A3 WO2008033982A3 (en) 2008-06-05

Family

ID=39184580

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/078366 WO2008033982A2 (en) 2006-09-15 2007-09-13 Field effect transistor with raised source/drain fin straps

Country Status (5)

Country Link
US (2) US7456471B2 (en)
EP (1) EP2070110A4 (en)
JP (1) JP5325106B2 (en)
KR (1) KR101104040B1 (en)
WO (1) WO2008033982A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2725620A3 (en) * 2012-09-26 2014-09-24 Samsung Electronics Co., Ltd Field effect transistor and related devices

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7456476B2 (en) 2003-06-27 2008-11-25 Intel Corporation Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US7042009B2 (en) 2004-06-30 2006-05-09 Intel Corporation High mobility tri-gate devices and methods of fabrication
US20060086977A1 (en) 2004-10-25 2006-04-27 Uday Shah Nonplanar device with thinned lower body portion and method of fabrication
US7518196B2 (en) 2005-02-23 2009-04-14 Intel Corporation Field effect transistor with narrow bandgap source and drain regions and method of fabrication
US7858481B2 (en) 2005-06-15 2010-12-28 Intel Corporation Method for fabricating transistor with thinned channel
US7547637B2 (en) 2005-06-21 2009-06-16 Intel Corporation Methods for patterning a semiconductor film
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US20070090416A1 (en) 2005-09-28 2007-04-26 Doyle Brian S CMOS devices with a single work function gate electrode and method of fabrication
US7485503B2 (en) 2005-11-30 2009-02-03 Intel Corporation Dielectric interface for group III-V semiconductor device
US8143646B2 (en) 2006-08-02 2012-03-27 Intel Corporation Stacking fault and twin blocking barrier for integrating III-V on Si
US7400015B1 (en) * 2007-01-15 2008-07-15 International Business Machines Corporation Semiconductor structure with field shield and method of forming the structure
US7898040B2 (en) * 2007-06-18 2011-03-01 Infineon Technologies Ag Dual gate FinFET
US7692254B2 (en) * 2007-07-16 2010-04-06 International Business Machines Corporation Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure
US7851865B2 (en) * 2007-10-17 2010-12-14 International Business Machines Corporation Fin-type field effect transistor structure with merged source/drain silicide and method of forming the structure
US8362566B2 (en) 2008-06-23 2013-01-29 Intel Corporation Stress in trigate devices using complimentary gate fill materials
JP2010118481A (en) * 2008-11-12 2010-05-27 Nec Electronics Corp Semiconductor device and method of manufacturing the same
US8278691B2 (en) * 2008-12-11 2012-10-02 Micron Technology, Inc. Low power memory device with JFET device structures
TWI392093B (en) * 2009-01-09 2013-04-01 Univ Nat Sun Yat Sen Mosfet device and method for making the same
US8946028B2 (en) * 2009-10-06 2015-02-03 International Business Machines Corporation Merged FinFETs and method of manufacturing the same
US8445340B2 (en) * 2009-11-19 2013-05-21 Taiwan Semiconductor Manufacturing Company, Ltd. Sacrificial offset protection film for a FinFET device
US8426923B2 (en) * 2009-12-02 2013-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Multiple-gate semiconductor device and method
US8243526B2 (en) * 2009-12-14 2012-08-14 Intel Corporation Depletion mode circuit protection device
US8242561B2 (en) * 2010-02-09 2012-08-14 International Business Machines Corporation Semiconductor devices with improved self-aligned contact areas
US8377759B2 (en) 2010-08-17 2013-02-19 International Business Machines Corporation Controlled fin-merging for fin type FET devices
JP5654818B2 (en) * 2010-09-27 2015-01-14 ルネサスエレクトロニクス株式会社 Method for manufacturing power semiconductor device
US8753964B2 (en) * 2011-01-27 2014-06-17 International Business Machines Corporation FinFET structure having fully silicided fin
KR20170106657A (en) 2011-09-30 2017-09-21 인텔 코포레이션 Integrated circuit structure and method for fabricating thereof
US9637810B2 (en) 2011-09-30 2017-05-02 Intel Corporation Tungsten gates for non-planar transistors
KR101735976B1 (en) 2011-09-30 2017-05-15 인텔 코포레이션 Method of forming capping dielectric structure for transistor gates
US8981435B2 (en) * 2011-10-01 2015-03-17 Intel Corporation Source/drain contacts for non-planar transistors
WO2013085490A1 (en) 2011-12-06 2013-06-13 Intel Corporation Interlayer dielectric for non-planar transistors
US8664729B2 (en) * 2011-12-14 2014-03-04 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for reduced gate resistance finFET
US8853862B2 (en) 2011-12-20 2014-10-07 International Business Machines Corporation Contact structures for semiconductor transistors
US8445334B1 (en) * 2011-12-20 2013-05-21 International Business Machines Corporation SOI FinFET with recessed merged Fins and liner for enhanced stress coupling
US8871626B2 (en) 2011-12-20 2014-10-28 International Business Machines Corporation FinFET with vertical silicide structure
CN104137265B (en) 2011-12-22 2017-11-17 英特尔公司 The method of the semiconductor body of semiconductor devices and formation different in width with neck-shaped semiconductor body
CN107195684B (en) * 2011-12-30 2020-12-08 英特尔公司 Surrounding type groove contact part structure and manufacturing method
US8643120B2 (en) 2012-01-06 2014-02-04 International Business Machines Corporation FinFET with fully silicided gate
US8610249B2 (en) 2012-03-30 2013-12-17 International Business Machines Corporation Non-planar capacitor and method of forming the non-planar capacitor
US8689166B2 (en) 2012-04-25 2014-04-01 International Business Machines Corporation Modeling the total parasitic resistances of the source/drain regions of a multi-fin multi-gate field effect transistor
US9368628B2 (en) 2012-07-05 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET with high mobility and strain channel
US8927365B2 (en) 2012-07-24 2015-01-06 International Business Machines Corporation Method of eDRAM DT strap formation in FinFET device structure
US9093556B2 (en) * 2012-08-21 2015-07-28 Stmicroelectronics, Inc. Multi-fin FINFET device including epitaxial growth barrier on outside surfaces of outermost fins and related methods
KR102013416B1 (en) * 2012-10-26 2019-08-22 어플라이드 머티어리얼스, 인코포레이티드 Combinatorial masking
US9000489B2 (en) 2012-10-31 2015-04-07 International Business Machines Corporation Local interconnects for field effect transistor devices
US9397217B2 (en) * 2012-12-28 2016-07-19 Taiwan Semiconductor Manufacturing Company, Ltd. Contact structure of non-planar semiconductor device
US9111801B2 (en) * 2013-04-04 2015-08-18 Stmicroelectronics, Inc. Integrated circuit devices and fabrication techniques
US8975712B2 (en) * 2013-05-14 2015-03-10 Globalfoundries Inc. Densely packed standard cells for integrated circuit products, and methods of making same
US9171952B2 (en) 2013-05-30 2015-10-27 Globalfoundries U.S. 2 Llc Low gate-to-drain capacitance fully merged finFET
US9257427B2 (en) 2013-07-15 2016-02-09 Globalfoundries Inc. Merged tapered finFET
CN104425601B (en) * 2013-08-30 2018-02-16 中国科学院微电子研究所 Semiconductor devices and its manufacture method
US9515163B2 (en) * 2013-09-09 2016-12-06 Globalfoundries Inc. Methods of forming FinFET semiconductor devices with self-aligned contact elements using a replacement gate process and the resulting devices
US9299784B2 (en) * 2013-10-06 2016-03-29 Taiwan Semiconductor Manufacturing Company Limited Semiconductor device with non-linear surface
US9515148B2 (en) 2013-11-11 2016-12-06 International Business Machines Corporation Bridging local semiconductor interconnects
US9064890B1 (en) * 2014-03-24 2015-06-23 Globalfoundries Inc. Methods of forming isolation material on FinFET semiconductor devices and the resulting devices
US9202920B1 (en) * 2014-07-31 2015-12-01 Stmicroelectronics, Inc. Methods for forming vertical and sharp junctions in finFET structures
JP6373686B2 (en) 2014-08-22 2018-08-15 ルネサスエレクトロニクス株式会社 Semiconductor device
US9455323B2 (en) 2014-08-28 2016-09-27 International Business Machines Corporation Under-spacer doping in fin-based semiconductor devices
KR102245130B1 (en) 2014-10-29 2021-04-29 삼성전자 주식회사 Semiconductor Devices Including Contact Patterns Having a Rising Portion and a Recessed Portion
CN105702729B (en) * 2014-11-27 2019-01-15 中国科学院微电子研究所 Semiconductor devices and its manufacturing method
US9570449B2 (en) 2015-01-07 2017-02-14 International Business Machines Corporation Metal strap for DRAM/FinFET combination
US9620643B2 (en) 2015-01-27 2017-04-11 International Business Machines Corporation Reducing parasitic capacitance and resistance in finFET
US9324869B1 (en) * 2015-02-04 2016-04-26 Globalfoundries Inc. Method of forming a semiconductor device and resulting semiconductor devices
KR102432268B1 (en) * 2015-04-14 2022-08-12 삼성전자주식회사 A semiconductor device and method of manufacturing the semiconductor device
US9905671B2 (en) * 2015-08-19 2018-02-27 International Business Machines Corporation Forming a gate contact in the active area
US10304773B2 (en) * 2015-10-21 2019-05-28 International Business Machines Corporation Low resistance contact structures including a copper fill for trench structures
US9601586B1 (en) 2015-11-02 2017-03-21 Samsung Electronics Co., Ltd. Methods of forming semiconductor devices, including forming a metal layer on source/drain regions
US9755073B1 (en) 2016-05-11 2017-09-05 International Business Machines Corporation Fabrication of vertical field effect transistor structure with strained channels
US11088033B2 (en) 2016-09-08 2021-08-10 International Business Machines Corporation Low resistance source-drain contacts using high temperature silicides
US10069008B1 (en) * 2017-04-13 2018-09-04 International Business Machines Corporation Vertical transistor pass gate device
US10522528B2 (en) * 2017-09-28 2019-12-31 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device layout
US10930595B2 (en) 2017-09-28 2021-02-23 Taiwan Semiconductor Manufacturing Co., Ltd. Standard cells having via rail and deep via structures
EP4220719A3 (en) 2017-11-30 2023-08-16 INTEL Corporation Fin patterning for advanced integrated circuit structure fabrication
US10796968B2 (en) * 2017-11-30 2020-10-06 Intel Corporation Dual metal silicide structures for advanced integrated circuit structure fabrication
JP6612937B2 (en) * 2018-07-18 2019-11-27 ルネサスエレクトロニクス株式会社 Semiconductor device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6413802B1 (en) 2000-10-23 2002-07-02 The Regents Of The University Of California Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06302821A (en) 1993-03-22 1994-10-28 Sharp Corp Mos transistor of raised strap structure and manufacture thereof
US5369049A (en) * 1993-12-17 1994-11-29 International Business Machines Corporation DRAM cell having raised source, drain and isolation
JP2778535B2 (en) * 1995-08-01 1998-07-23 日本電気株式会社 Semiconductor integrated circuit and manufacturing method thereof
US5923971A (en) * 1996-10-22 1999-07-13 International Business Machines Corporation Reliable low resistance strap for trench storage DRAM cell using selective epitaxy
JP4159197B2 (en) * 1999-09-13 2008-10-01 シャープ株式会社 Manufacturing method of semiconductor device
US20020011612A1 (en) * 2000-07-31 2002-01-31 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing the same
US6580137B2 (en) * 2000-08-29 2003-06-17 Boise State University Damascene double gated transistors and related manufacturing methods
JP4044276B2 (en) * 2000-09-28 2008-02-06 株式会社東芝 Semiconductor device and manufacturing method thereof
KR100481209B1 (en) * 2002-10-01 2005-04-08 삼성전자주식회사 MOS Transistor having multiple channels and method of manufacturing the same
EP1599904A4 (en) * 2002-12-03 2006-04-26 Ibm Lateral lubistor structure and method
US7214991B2 (en) * 2002-12-06 2007-05-08 Taiwan Semiconductor Manufacturing Co., Ltd. CMOS inverters configured using multiple-gate transistors
US6794718B2 (en) * 2002-12-19 2004-09-21 International Business Machines Corporation High mobility crystalline planes in double-gate CMOS technology
JP2004214379A (en) * 2002-12-27 2004-07-29 Toshiba Corp Semiconductor device, method for manufacturing the same dynamic type semiconductor storage device,
WO2004073044A2 (en) 2003-02-13 2004-08-26 Massachusetts Institute Of Technology Finfet device and method to make same
EP1643560A4 (en) * 2003-05-30 2007-04-11 Matsushita Electric Ind Co Ltd Semiconductor device and method for manufacturing same
US6909151B2 (en) * 2003-06-27 2005-06-21 Intel Corporation Nonplanar device with stress incorporation layer and method of fabrication
US6970373B2 (en) * 2003-10-02 2005-11-29 Intel Corporation Method and apparatus for improving stability of a 6T CMOS SRAM cell
US7105390B2 (en) * 2003-12-30 2006-09-12 Intel Corporation Nonplanar transistors with metal gate electrodes
KR100539008B1 (en) * 2003-12-30 2005-12-27 동부아남반도체 주식회사 METHOD FOR MAKING Fin TRANSISTOR
US7060539B2 (en) * 2004-03-01 2006-06-13 International Business Machines Corporation Method of manufacture of FinFET devices with T-shaped fins and devices manufactured thereby
JP3906213B2 (en) 2004-03-10 2007-04-18 株式会社東芝 Semiconductor device
US7115947B2 (en) * 2004-03-18 2006-10-03 International Business Machines Corporation Multiple dielectric finfet structure and method
US7701018B2 (en) * 2004-03-19 2010-04-20 Nec Corporation Semiconductor device and method for manufacturing same
US7154118B2 (en) * 2004-03-31 2006-12-26 Intel Corporation Bulk non-planar transistor having strained enhanced mobility and methods of fabrication
KR100605104B1 (en) * 2004-05-04 2006-07-26 삼성전자주식회사 Fin Field Effect Transistor Device And Method Of Fabricating The Same
US8669145B2 (en) * 2004-06-30 2014-03-11 International Business Machines Corporation Method and structure for strained FinFET devices
US7105934B2 (en) * 2004-08-30 2006-09-12 International Business Machines Corporation FinFET with low gate capacitance and low extrinsic resistance
JP4064955B2 (en) * 2004-09-30 2008-03-19 株式会社東芝 Semiconductor device and manufacturing method thereof
US6949768B1 (en) * 2004-10-18 2005-09-27 International Business Machines Corporation Planar substrate devices integrated with finfets and method of manufacture
US7518196B2 (en) 2005-02-23 2009-04-14 Intel Corporation Field effect transistor with narrow bandgap source and drain regions and method of fabrication
JP2006261188A (en) * 2005-03-15 2006-09-28 Seiko Epson Corp Semiconductor device and its manufacturing method
KR100702011B1 (en) * 2005-03-16 2007-03-30 삼성전자주식회사 CMOS SRAM cells employing multiple gate transistors and methods fabricating the same
JP4825526B2 (en) * 2005-03-28 2011-11-30 株式会社東芝 Fin-type channel transistor and manufacturing method thereof
US7102181B1 (en) * 2005-04-22 2006-09-05 International Business Machines Corporation Structure and method for dual-gate FET with SOI substrate
US7120046B1 (en) * 2005-05-13 2006-10-10 Micron Technology, Inc. Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US7190050B2 (en) * 2005-07-01 2007-03-13 Synopsys, Inc. Integrated circuit on corrugated substrate
US20080001234A1 (en) * 2006-06-30 2008-01-03 Kangguo Cheng Hybrid Field Effect Transistor and Bipolar Junction Transistor Structures and Methods for Fabricating Such Structures

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6413802B1 (en) 2000-10-23 2002-07-02 The Regents Of The University Of California Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
A BREED; K.P. ROENKER: "Dual-gate (finFET) and Tri- Gate MOSFETs: Simulation and Design", SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, 2003, pages 150 - 151, XP010687185, DOI: doi:10.1109/ISDRS.2003.1272037

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2725620A3 (en) * 2012-09-26 2014-09-24 Samsung Electronics Co., Ltd Field effect transistor and related devices
US9299711B2 (en) 2012-09-26 2016-03-29 Samsung Electronics Co., Ltd. Field effect transistors including asymmetrical silicide structures and related devices

Also Published As

Publication number Publication date
JP2010503997A (en) 2010-02-04
EP2070110A4 (en) 2012-01-25
US7456471B2 (en) 2008-11-25
EP2070110A2 (en) 2009-06-17
US20080286913A1 (en) 2008-11-20
JP5325106B2 (en) 2013-10-23
US20080067613A1 (en) 2008-03-20
WO2008033982A3 (en) 2008-06-05
US7851283B2 (en) 2010-12-14
KR101104040B1 (en) 2012-01-06
KR20090075822A (en) 2009-07-09

Similar Documents

Publication Publication Date Title
US7851283B2 (en) Field effect transistor with raised source/drain fin straps
US7105934B2 (en) FinFET with low gate capacitance and low extrinsic resistance
US7537985B2 (en) Double gate isolation
US10014379B2 (en) Methods of forming semiconductor device with self-aligned contact elements and the resulting device
US9224837B2 (en) Semiconductor structures with pair(s) of vertical field effect transistors, each pair having a shared source/drain region and methods of forming the structures
US7102181B1 (en) Structure and method for dual-gate FET with SOI substrate
JP4006267B2 (en) Method for manufacturing double gate / double channel MOSFET
US7960791B2 (en) Dense pitch bulk FinFET process by selective EPI and etch
US9559000B1 (en) Hybrid logic and SRAM contacts
US6933183B2 (en) Selfaligned source/drain FinFET process flow
TWI650804B (en) Semiconductor device and method for fabricating the same
US20060088967A1 (en) Finfet transistor process
US20070138557A1 (en) Semiconductor device
EP1964167A2 (en) Transistor with immersed contacts and methods of forming thereof
US11171053B2 (en) Transistor device and related methods
US20200373410A1 (en) Contact structures over an active region of a semiconductor device
WO2009018486A1 (en) Methods of fabricating dual fin structures and semiconductor device structures with dual fin structures
US7449735B2 (en) Dual work-function single gate stack
US20230178640A1 (en) Field-effect transistor device
US20230178635A1 (en) Method for forming a fet device
US11869892B2 (en) Semiconductor device structure and methods of forming the same
US20240021475A1 (en) Semiconductor structure and methods for manufacturing the same
CN115602630A (en) Semiconductor structure and forming method thereof
CN112103249A (en) Semiconductor structure and forming method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07842398

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 2009528465

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007842398

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020097007562

Country of ref document: KR