WO1999031721A1 - High k gate electrode - Google Patents
High k gate electrode Download PDFInfo
- Publication number
- WO1999031721A1 WO1999031721A1 PCT/US1998/014072 US9814072W WO9931721A1 WO 1999031721 A1 WO1999031721 A1 WO 1999031721A1 US 9814072 W US9814072 W US 9814072W WO 9931721 A1 WO9931721 A1 WO 9931721A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- gate
- gate electrode
- electrode layer
- value
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 238000000034 method Methods 0.000 claims abstract description 20
- 230000000873 masking effect Effects 0.000 claims abstract 2
- 150000004767 nitrides Chemical class 0.000 claims description 10
- 230000003647 oxidation Effects 0.000 claims description 8
- 238000007254 oxidation reaction Methods 0.000 claims description 8
- 238000005468 ion implantation Methods 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 206010010144 Completed suicide Diseases 0.000 claims 2
- 239000002184 metal Substances 0.000 claims 2
- 230000001590 oxidative effect Effects 0.000 claims 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract description 27
- 229920005591 polysilicon Polymers 0.000 abstract description 25
- 239000012212 insulator Substances 0.000 abstract description 12
- 239000007943 implant Substances 0.000 abstract description 7
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N titanium dioxide Inorganic materials O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 abstract description 3
- 239000004020 conductor Substances 0.000 abstract 3
- 239000010410 layer Substances 0.000 description 40
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 229910052757 nitrogen Inorganic materials 0.000 description 7
- -1 arsenic ions Chemical class 0.000 description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N nitrogen Substances N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 241000406668 Loxodonta cyclotis Species 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical compound [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- QSHDDOUJBYECFT-UHFFFAOYSA-N mercury Chemical compound [Hg] QSHDDOUJBYECFT-UHFFFAOYSA-N 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
Definitions
- the present invention relates generally to integrated circuit manufacturing and more particularly to a gate electrode having a high K value.
- An insulated-gated field-effect transistor such as metal-oxide semiconductor field-effect transistor (MOSFET) uses a gate to control an underlying surface channel joining a source and a drain.
- the channel, source and drain are located within a semiconductor substrate, with the source and drain being doped oppositely to the substrate.
- the gate is separated from the semiconductor substrate by a thin insulating layer such as a gate oxide.
- the operation of the IGFET 5 involves application of an input voltage to the gate, which sets up a transverse electric field in the channel in order to modulate the longitudinal conductance of the channel.
- the source and the drain are formed by introducing dopants of a second conductivity type (P or N) into a semiconductor o substrate of a first conductivity type (N or P) using a patterned gate as a mask.
- This self-aligning procedure tends to improve packing density and reduce parasitic overlap capacitances between the gate and the source and drain.
- Polysilicon also known as polycrystalline silicon, poly-Si or poly
- polysilicon thin films have many important uses in IGFET technology.
- One of the key innovations is the 5 use of heavily doped polysilicon in place of aluminum as the gate. Since polysilicon has the same high melting point as a silicon substrate, typically a blanket polysilicon layer is deposited prior to source and , drain formation, and the polysilicon is anistropically etched to provide a gate that provides a mask during formation of the source and drain by ion implantation. Thereafter, a drive-in step is applied to repair o crystalline damage and to drive-in and activate the implanted dopant.
- Hot-carrier effects are also referred to as "bridging.”
- LDD lightly doped drain
- An LDD reduces hot carrier effects by reducing the maximum lateral electric field.
- the drain is typically formed by two ion implants. A light implant is self-aligned to the gate, and a heavy implant is self- aligned to the gate on which sidewall spacers have been formed. The spacers are typically oxides or nitrides.
- the purpose of the lighter first dose is to form a lightly s doped region of the drain (or LDD) at the edge near the channel.
- the second heavier dose forms a low resistivity heavily doped region of the drain, which is subsequently merged with the lightly doped region.
- the lightly doped region is not necessary for the source ⁇ unless bidirectional current is used ⁇ however, lightly doped regions are typically formed for both the source and the drain to avoid additional processing steps.
- spacers to ultimately create lightly doped regions are disadvantageous in that it requires extra processing steps that may add cost, 5 complexity and time to the formation of a transistor. In the process just described, for example, two extra processing steps are required: the formation of spacers, and the application of a second ion implantation. Thus, there is a need for the formation of transistors that either do not require lightly doped regions, but that have the same performance characteristics as lightly doped regions, or that provide for the o formation of lightly doped regions in less than two ion implantations.
- a method includes three steps.
- a gate electrode layer is formed on a substrate.
- the gate electrode layer includes at least one layer, this layer having a high K value.
- a gate is formed on the gate electrode layer.
- the gate masks a portion of the gate electrode layer.
- the gate electrode layer is removed, except for the portion masked by the gate.
- the device formed pursuant to this embodiment of the invention is not susceptible to bridging and other hot carrier effects as are typical prior art devices that do not have lightly doped regions. That is, the raising of the gate height- wise vis-a-vis the top surface of the substrate in which source and drain regions are to be formed ensures that bridging will not occur, militating against the need for lightly doped regions. This is an advantage of the invention.
- the side and top edges of the gate are oxidized and removed, decreasing the length of the gate. This decrease in the length of the gate further serves to prevent bridging and other hot carrier effects, by increasing the lateral distance between the gate and the source and drain regions. This is a further advantage of the invention.
- FIGs. 1 A-1F show cross-sectional views of successive process steps for making an IGFET, in accordance with one embodiment of the invention.
- FIG. 2 is a diagram of a computerized system, in accordance with which the invention may be implemented.
- silicon substrate 102 suitable for integrated circuit manufacture includes P-type epitaxial layer with a boron background concentration on the order of 1 x 10 16 atoms/cm 3 , a ⁇ 100> orientation and a resistivity of 12 ohm-cm.
- the epitaxial surface layer is disposed on a P+ base layer, not shown, and includes a planar top surface.
- a blanket layer of nitride 150, having a desirable thickness of 20-100 angstroms, a high-K layer 152, having a desirable thickness of 50-100 angstroms, and a second layer of nitride 154, having a desirable thickness of 20-100 angstroms, are deposited on the substrate 102.
- the layer 152 desirably has a K value of 8-1000, and may be formed from such materials as TiO 2 and TajOj.
- the layers 150, 152 and 154 make up a gate electrode layer.
- a blanket layer of undoped polysilicon 106 is deposited by low pressure chemical vapor deposition (LPCVD) on the top surface of substrate 102.
- LPCVD low pressure chemical vapor deposition
- Polysilicon 106 has a thickness of 2000 angstroms, desirably.
- polysilicon 106 can be doped in situ as deposition occurs, or doped before a subsequent etch step by implanting arsenic with a dosage in the range of 5 x 10 14 to 5 x 10 15 atoms/cm 2 , and an energy in the range of 2 to 80 keV. However, it is generally desired that polysilicon 106 be doped during an implantation step following a subsequent etch step.
- the polysilicon 106 deposited on the substrate 102 is implanted with arsenic ions and then with nitrogen ions, as depicted by arrows 160.
- the arsenic ions enhance the rate of silicon dioxide growth in subsequent oxidation processes used to add or grow an additional layer of silicon dioxide.
- the arsenic ion implant has a dosage in the range of 5 x 10 14 to 5 x 10 15 atoms/cm 2 , and an energy level ranging between about 2 to 80 keN. Doping with nitrogen is optional.
- the nitrogen ions may be added to retard the diffusion of the arsenic atoms.
- the polysilicon may be implanted at this point in the process at a dosage of 5 x 10 14 to 5 x 10 15 atoms/cm 2 , and at an energy level of 20 to 200 keN. Nitrogen ions may be implanting after etching the polysilicon.
- Photoresist is deposited as a continuous layer on 5 polysilicon 106 and selectively irradiated using a photolithographic system, such as a step and repeat optical projection system, in which I-line ultraviolet light from mercury- vapor lamp is projected through a first reticle and a focusing lens to obtain a first image pattern. Thereafter, the photoresist is developed and the irradiated portions of the photoresist are removed to provide openings in the photoresist. The o openings expose portions of polysilicon 106, thereby defining a gate.
- a photolithographic system such as a step and repeat optical projection system, in which I-line ultraviolet light from mercury- vapor lamp is projected through a first reticle and a focusing lens to obtain a first image pattern.
- the photoresist is developed and the irradiated portions of the photoresist are removed to provide openings in the photoresist.
- the o openings expose portions of polysilicon 106, thereby defining a
- an anisotropic etch is applied that removes the exposed portions of polysilicon 106.
- first dry etch is applied that is highly selective of polysilicon
- second dry etch is applied that is highly selective of silicon dioxide, using photoresist 110 as an etch mask.
- the remaining portion of polysilicon 106 provides a polysilicon gate 106 with opposing vertical sidewalls (or, edges), and a top edge.
- Polysilicon gate 106 has length (between its sidewalls) of 500-2500 angstroms, desirably.
- a typical oxidation tube contains several sets of electronically powered heating coils surrounding the tube, which is either quartz, silicon carbide, or silicon, desirably.
- the wafers are placed in the tube in a quartz "boat” or "elephant,” and the gas flow is directed across the wafer surfaces to the opposite or exhaust end of the tube.
- Oxide layers 108 and 110 have a thickness of 30 angstroms, desirably. The oxidation as shown in FIG. 1C is optional, however.
- the portions of layers 152 and 154 not masked by gate 106 (including oxide layers 108 and 110) - that is, not underneath gate 106 - are removed, desirably by applying an etchant.
- the bottom nitride layer 150 desirably remains, however.
- an ion implantation, as represented by arrows 156, is applied, to create source and drain regions 158.
- the ion implantation may be an n- type dopant, such as arsenic, or p-type dopant, such as boron, depending on whether a PMOSFET or an MOSFET is desired.
- Polysilicon gate 106 provides an implant mask for the underlying portion of substrate 102. Desirably, the implant has a dosage in the range of 5 x 10 14 to 5 x 10 15 atoms/cm 2 , and an energy level ranging between about 2 to 80 keN.
- RTA rapid thermal anneal
- the removal oxide layers 108 and 110 desirably by etching.
- the underlying gate electrode layer (made up of layers 150, 152 and 154) has sidewalls that are flush with the sidewalls of the gate, including the oxide layers. That is, the gate electrode layer has a length equal to the length of the gate. However, after removal of the oxide layers, the resulting gate has a lesser length than the length of the gate electrode layer. Put another way, the sidewalls of the gate electrode extend beyond the sidewalls of the gate.
- the result of steps FIGs. 1A-1F is an IGFET that is not susceptible to bridging or other hot carrier effects.
- the gate electrode layer including a layer having a high-K value, raises the gate sufficiently above the source and drain regions such that bridging does not occur. Furthermore, the reduction of the gate via formation of oxide layers at the edges of the gate, and the removal thereof, provides further protection against bridging.
- the invention is well-suited for use in a device such as an integrated circuit chip, as well as an electronic system including a central processing unit, a memory and a system bus.
- the electronic system may be a computerized system 500 as shown in FIG. 3.
- the system 500 includes a central processing unit 500, a random access memory 532, and a system bus 530 for communicatively coupling the central processing unit 504 and the random access memory 532.
- the system 500 includes a device formed by the steps shown in and described in conjunction with FIGs. 1 A-1G.
- the system 500 may also include an input/output bus 510 and several peripheral devices, such as devices 512, 514, 516, 518, 520 and 522, which may be attached to the input/output bus 510.
- Peripheral devices may include hard disk drives, floppy disk drives, monitors, keyboards, and other such peripherals.
Abstract
A gate insulator having a high dielectric constant is disclosed. In one embodiment of the invention, the method includes three steps. In the first step, a gate insulator layer is formed on s substrate. The gate insulator layer includes at least one layer, having a high dielectric constant. In the second step, a gate conductor is formed on the gate insulator layer, the gate conductor masking a portion of the gate insulator layer. In the third step, the gate insulator layer is removed, except for the portion masked by the gate conductor. In a particular embodiment, the gate insulator is formed by deposit SiN, then Ta205 or Ti02, then SiN. Then deposit and pattern gate polysilicon. Then oxidize polysilicon. Then etch the two uppermost gate insulator layers. Then implant and anneal source and drain. Then remove the oxide which was formed on the polysilicon. Results in upper gate insulator layers being wider than gate polysilicon.
Description
HIGH K GATE ELECTRODE
FIELD OF THE INVENTION The present invention relates generally to integrated circuit manufacturing and more particularly to a gate electrode having a high K value.
BACKGROUND OF THE INVENTION
An insulated-gated field-effect transistor (IGFET), such as metal-oxide semiconductor field-effect transistor (MOSFET), uses a gate to control an underlying surface channel joining a source and a drain. The channel, source and drain are located within a semiconductor substrate, with the source and drain being doped oppositely to the substrate. The gate is separated from the semiconductor substrate by a thin insulating layer such as a gate oxide. The operation of the IGFET 5 involves application of an input voltage to the gate, which sets up a transverse electric field in the channel in order to modulate the longitudinal conductance of the channel.
In typical IGFET processing, the source and the drain are formed by introducing dopants of a second conductivity type (P or N) into a semiconductor o substrate of a first conductivity type (N or P) using a patterned gate as a mask. This self-aligning procedure tends to improve packing density and reduce parasitic overlap capacitances between the gate and the source and drain.
Polysilicon (also known as polycrystalline silicon, poly-Si or poly) thin films have many important uses in IGFET technology. One of the key innovations is the 5 use of heavily doped polysilicon in place of aluminum as the gate. Since polysilicon has the same high melting point as a silicon substrate, typically a blanket polysilicon layer is deposited prior to source and , drain formation, and the polysilicon is anistropically etched to provide a gate that provides a mask during formation of the source and drain by ion implantation. Thereafter, a drive-in step is applied to repair o crystalline damage and to drive-in and activate the implanted dopant.
As IGFET dimensions are reduced and the supply voltage remains constant (e.g., 3 volts), the electric field in the channel near the drain tends to increase. If the electric field becomes strong enough, it can give rise to so-called hot-carrier effects. For example, hot electrons can overcome the potential energy barrier between the substrate and the gate insulator, causing hot carriers to become injected into the gate insulator. Trapped charge in the gate insulator due to injected hot carriers accumulates over time and can lead to a permanent change in the threshold voltage of the device. Hot carrier effects are also referred to as "bridging."
A number of techniques have been utilized to reduce hot carrier effects. One such technique is a lightly doped drain (LDD). An LDD reduces hot carrier effects by reducing the maximum lateral electric field. The drain is typically formed by two ion implants. A light implant is self-aligned to the gate, and a heavy implant is self- aligned to the gate on which sidewall spacers have been formed. The spacers are typically oxides or nitrides. The purpose of the lighter first dose is to form a lightly s doped region of the drain (or LDD) at the edge near the channel. The second heavier dose forms a low resistivity heavily doped region of the drain, which is subsequently merged with the lightly doped region. Since the heavily doped region is farther away from the channel than a conventional drain structure, the depth of the heavily doped region can be made somewhat greater without adversely affect the device o characteristics. The lightly doped region is not necessary for the source ~ unless bidirectional current is used ~ however, lightly doped regions are typically formed for both the source and the drain to avoid additional processing steps.
The formation of spacers to ultimately create lightly doped regions, however, is disadvantageous in that it requires extra processing steps that may add cost, 5 complexity and time to the formation of a transistor. In the process just described, for example, two extra processing steps are required: the formation of spacers, and the application of a second ion implantation. Thus, there is a need for the formation of transistors that either do not require lightly doped regions, but that have the same performance characteristics as lightly doped regions, or that provide for the o formation of lightly doped regions in less than two ion implantations.
SUMMARY OF THE INVENTION
The above-mentioned shortcomings, disadvantages and problems are addressed by the present invention, which will be understood by reading and studying the following specification. The invention relates to a gate electrode having a high K value. In one embodiment, a method includes three steps. In the first step, a gate electrode layer is formed on a substrate. The gate electrode layer includes at least one layer, this layer having a high K value. In the second step, a gate is formed on the gate electrode layer. The gate masks a portion of the gate electrode layer. In the third step, the gate electrode layer is removed, except for the portion masked by the gate.
Because the gate is "stacked" on the gate electrode layer, the device formed pursuant to this embodiment of the invention is not susceptible to bridging and other hot carrier effects as are typical prior art devices that do not have lightly doped regions. That is, the raising of the gate height- wise vis-a-vis the top surface of the substrate in which source and drain regions are to be formed ensures that bridging will not occur, militating against the need for lightly doped regions. This is an advantage of the invention.
In a further embodiment of the invention, the side and top edges of the gate are oxidized and removed, decreasing the length of the gate. This decrease in the length of the gate further serves to prevent bridging and other hot carrier effects, by increasing the lateral distance between the gate and the source and drain regions. This is a further advantage of the invention.
The present invention describes methods, devices, and computerized systems of varying scope. In addition to the aspects and advantages of the present invention described here, further aspects and advantages of the invention will become apparent by reference to the drawings and by reading the detailed description that follows.
BRIEF DESCRIPTION OF THE DRAWINGS FIGs. 1 A-1F show cross-sectional views of successive process steps for making an IGFET, in accordance with one embodiment of the invention; and,
FIG. 2 is a diagram of a computerized system, in accordance with which the invention may be implemented.
DETAILED DESCRIPTION OF THE INVENTION In the following detailed description of exemplary embodiments of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific exemplary embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical, electrical and other changes may be made without departing from the spirit or scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims. In FIG. 1A, silicon substrate 102 suitable for integrated circuit manufacture includes P-type epitaxial layer with a boron background concentration on the order of 1 x 1016 atoms/cm3, a <100> orientation and a resistivity of 12 ohm-cm. Desirably, the epitaxial surface layer is disposed on a P+ base layer, not shown, and includes a planar top surface. Thereafter, a blanket layer of nitride 150, having a desirable thickness of 20-100 angstroms, a high-K layer 152, having a desirable thickness of 50-100 angstroms, and a second layer of nitride 154, having a desirable thickness of 20-100 angstroms, are deposited on the substrate 102. The layer 152 desirably has a K value of 8-1000, and may be formed from such materials as TiO2 and TajOj. The layers 150, 152 and 154 make up a gate electrode layer. In FIG. IB, a blanket layer of undoped polysilicon 106 is deposited by low pressure chemical vapor deposition (LPCVD) on the top surface of substrate 102. Polysilicon 106 has a thickness of 2000 angstroms, desirably. If also desired, polysilicon 106 can be doped in situ as deposition occurs, or doped before a subsequent etch step by implanting arsenic with a dosage in the range of 5 x 1014 to 5 x 1015 atoms/cm2, and an energy in the range of 2 to 80 keV. However, it is
generally desired that polysilicon 106 be doped during an implantation step following a subsequent etch step.
In FIG. IB, the polysilicon 106 deposited on the substrate 102 is implanted with arsenic ions and then with nitrogen ions, as depicted by arrows 160. The arsenic ions enhance the rate of silicon dioxide growth in subsequent oxidation processes used to add or grow an additional layer of silicon dioxide. The arsenic ion implant has a dosage in the range of 5 x 1014 to 5 x 1015 atoms/cm2, and an energy level ranging between about 2 to 80 keN. Doping with nitrogen is optional. The nitrogen ions may be added to retard the diffusion of the arsenic atoms. If the 0 polysilicon is to be doped with nitrogen ions, the polysilicon may be implanted at this point in the process at a dosage of 5 x 1014 to 5 x 1015 atoms/cm2, and at an energy level of 20 to 200 keN. Nitrogen ions may be implanting after etching the polysilicon.
Photoresist, not shown in FIG. IB, is deposited as a continuous layer on 5 polysilicon 106 and selectively irradiated using a photolithographic system, such as a step and repeat optical projection system, in which I-line ultraviolet light from mercury- vapor lamp is projected through a first reticle and a focusing lens to obtain a first image pattern. Thereafter, the photoresist is developed and the irradiated portions of the photoresist are removed to provide openings in the photoresist. The o openings expose portions of polysilicon 106, thereby defining a gate.
Still referring to FIG. IB, an anisotropic etch is applied that removes the exposed portions of polysilicon 106. Desirably, first dry etch is applied that is highly selective of polysilicon, and a second dry etch is applied that is highly selective of silicon dioxide, using photoresist 110 as an etch mask. After etching 5 occurs, the remaining portion of polysilicon 106 provides a polysilicon gate 106 with opposing vertical sidewalls (or, edges), and a top edge. Polysilicon gate 106 has length (between its sidewalls) of 500-2500 angstroms, desirably.
In FIG. 1C, the photoresist is stripped, and oxide layers 108 (side layers) and 110 (top layer), comprised of silicon dioxide, are formed on the exposed surfaces of o gate 106 using oxide tube growth at a temperature of 700E to 1000E C, in an O2 containing ambient. A typical oxidation tube contains several sets of electronically
powered heating coils surrounding the tube, which is either quartz, silicon carbide, or silicon, desirably. In O2 gas oxidation, the wafers are placed in the tube in a quartz "boat" or "elephant," and the gas flow is directed across the wafer surfaces to the opposite or exhaust end of the tube. Oxide layers 108 and 110 have a thickness of 30 angstroms, desirably. The oxidation as shown in FIG. 1C is optional, however.
In FIG. ID, the portions of layers 152 and 154 not masked by gate 106 (including oxide layers 108 and 110) - that is, not underneath gate 106 - are removed, desirably by applying an etchant. The bottom nitride layer 150 desirably remains, however. Thereafter, an ion implantation, as represented by arrows 156, is applied, to create source and drain regions 158. The ion implantation may be an n- type dopant, such as arsenic, or p-type dopant, such as boron, depending on whether a PMOSFET or an MOSFET is desired. Polysilicon gate 106 provides an implant mask for the underlying portion of substrate 102. Desirably, the implant has a dosage in the range of 5 x 1014 to 5 x 1015 atoms/cm2, and an energy level ranging between about 2 to 80 keN.
In FIG. IE, an optional rapid thermal anneal (RTA) is performed. The RTA cures the ion implantation applied in the previous step, and also serves to create lightly doped regions 160, which further reduces the channel length underneath gate 106.
In FIG. IF, another optional step is performed, the removal oxide layers 108 and 110, desirably by etching. Prior to the removal of these oxide layers, the underlying gate electrode layer (made up of layers 150, 152 and 154) has sidewalls that are flush with the sidewalls of the gate, including the oxide layers. That is, the gate electrode layer has a length equal to the length of the gate. However, after removal of the oxide layers, the resulting gate has a lesser length than the length of the gate electrode layer. Put another way, the sidewalls of the gate electrode extend beyond the sidewalls of the gate. Not shown in FIG. IF are the conventional processing steps of salicidation, placing glass over the surface, and forming a contact opening for subsequently placed connectors. A passivation layer may also then be deposited as a top surface. Additionally, the principal processing steps disclosed
herein may be combined with other steps apparent and known to those skilled in the art.
The result of steps FIGs. 1A-1F is an IGFET that is not susceptible to bridging or other hot carrier effects. The gate electrode layer, including a layer having a high-K value, raises the gate sufficiently above the source and drain regions such that bridging does not occur. Furthermore, the reduction of the gate via formation of oxide layers at the edges of the gate, and the removal thereof, provides further protection against bridging. These are advantages of the invention.
Referring next to FIG. 2, advantageously the invention is well-suited for use in a device such as an integrated circuit chip, as well as an electronic system including a central processing unit, a memory and a system bus. The electronic system may be a computerized system 500 as shown in FIG. 3. The system 500 includes a central processing unit 500, a random access memory 532, and a system bus 530 for communicatively coupling the central processing unit 504 and the random access memory 532. The system 500 includes a device formed by the steps shown in and described in conjunction with FIGs. 1 A-1G. The system 500 may also include an input/output bus 510 and several peripheral devices, such as devices 512, 514, 516, 518, 520 and 522, which may be attached to the input/output bus 510. Peripheral devices may include hard disk drives, floppy disk drives, monitors, keyboards, and other such peripherals.
A gate electrode having a high K value has been described. Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the following claims and equivalents thereof.
Claims
We claim: 1. A method for forming a device comprising: forming a gate electrode layer on a substrate, the gate electrode layer comprising at least one layer, one of the at least one layer having a high K value; 5 forming a gate on the gate electrode layer, the gate having two side edges and a top edge, and masking a portion of the gate electrode layer; and, removing the gate electrode layer except the portion of the gate electrode layer masked by the gate.
0 2. The method of claim 1, prior to removing the gate electrode layer, oxidizing the gate to form an oxidation layer at each of the edges of the gate.
3. The method of claim 1 , further comprising performing an ion implantation to form source and drain regions within the substrate adjacent to the gate. 5
4. The method of claim 3, further comprising performing a rapid thermal anneal.
5. The method of claim 3, further comprising removing the oxidation layer at o each of the edges of the gate.
6. The method of claim 5, wherein removing the oxidation layer comprises etching the oxidation layer.
5 7. The method of claim 3, further comprising forming a metal suicide within the substrate adjacent to each side edge of the gate.
8. The method of claim 1, wherein removing the gate electrode layer comprises etching the gate electrode layer. 0
9. The method of claim 1, wherein the at least one layer includes a nitride layer below the layer having the high K value.
10. The method of claim 9, wherein the at least one layer includes a second nitride layer above the layer having the high K value.
11. A device comprising: a gate electrode layer on a silicon substrate, the gate electrode layer comprising at least one layer, one of the at east one layer having a high K value; a gate on the gate electrode layer, the gate electrode layer having sidewalls extending at least flush with corresponding sidewalls of the gate; and, source and drain regions within the substrate adjacent to gate electrode layer.
12. The device of claim 11 , wherein the gate further has a top wall, the sidewalls and the top wall of the gate having an oxidized layer.
13. The device of claim 11, wherein source and drain regions are subjected to a rapid thermal anneal.
14. The device of claim 11 , further comprising a metal suicide region within the substrate adjacent to each edge of the gate.
15. The device of claim 11 , wherein the at least one layer includes a nitride layer below the layer having the high K value.
16. The device of claim 15, wherein the at least one layer includes a second nitride layer above the layer having the high K value.
17. A computerized system comprising at least one device comprising: a gate electrode layer on a silicon substrate, the gate electrode layer comprising at least one layer, one of the at least one layer having a high K value; a gate on the gate electrode layer, the gate electrode layer having sidewalls extending at least flush with corresponding sidewalls of the gate; and, source and drain regions within the substrate adjacent to the gate electrode layer.
18. The computerized system of claim 11 , wherein the gate of each device further has a top wall, the sidewalls and the top wall of the gate having an oxidized layer.
19. The computerized system of claim 11 , wherein the at least one layer of each device includes a nitride layer below the layer having the high K value.
20. The computerized system of claim 19, wherein the at least one layer of each device includes a second nitride layer above the layer having the high K value.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/993,766 | 1997-12-18 | ||
US08/993,766 US6258675B1 (en) | 1997-12-18 | 1997-12-18 | High K gate electrode |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999031721A1 true WO1999031721A1 (en) | 1999-06-24 |
Family
ID=25539911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1998/014072 WO1999031721A1 (en) | 1997-12-18 | 1998-07-07 | High k gate electrode |
Country Status (2)
Country | Link |
---|---|
US (1) | US6258675B1 (en) |
WO (1) | WO1999031721A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7316962B2 (en) | 2005-01-07 | 2008-01-08 | Infineon Technologies Ag | High dielectric constant materials |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002151686A (en) * | 2000-11-15 | 2002-05-24 | Nec Corp | Semiconductor device and manufacturing method thereof |
US6686248B1 (en) * | 2001-04-03 | 2004-02-03 | Advanced Micro Devices, Inc. | Method of fabricating a semiconductor device having a MOS transistor with a high dielectric constant material |
US6562491B1 (en) | 2001-10-15 | 2003-05-13 | Advanced Micro Devices, Inc. | Preparation of composite high-K dielectrics |
US6559014B1 (en) | 2001-10-15 | 2003-05-06 | Advanced Micro Devices, Inc. | Preparation of composite high-K / standard-K dielectrics for semiconductor devices |
US6790755B2 (en) | 2001-12-27 | 2004-09-14 | Advanced Micro Devices, Inc. | Preparation of stack high-K gate dielectrics with nitrided layer |
US6905971B1 (en) | 2001-12-28 | 2005-06-14 | Advanced Micro Devices, Inc. | Treatment of dielectric material to enhance etch rate |
US7067439B2 (en) | 2002-06-14 | 2006-06-27 | Applied Materials, Inc. | ALD metal oxide deposition process using direct oxidation |
US20050081781A1 (en) * | 2003-10-17 | 2005-04-21 | Taiwan Semiconductor Manufacturing Co. | Fully dry, Si recess free process for removing high k dielectric layer |
US20050121733A1 (en) * | 2003-12-09 | 2005-06-09 | Taiwan Semiconductor Manufacturing Co. | Method of forming a semiconductor device with a high dielectric constant material and an offset spacer |
US8119210B2 (en) | 2004-05-21 | 2012-02-21 | Applied Materials, Inc. | Formation of a silicon oxynitride layer on a high-k dielectric material |
US7678710B2 (en) | 2006-03-09 | 2010-03-16 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US7645710B2 (en) | 2006-03-09 | 2010-01-12 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US7837838B2 (en) | 2006-03-09 | 2010-11-23 | Applied Materials, Inc. | Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus |
JP5590886B2 (en) | 2006-09-26 | 2014-09-17 | アプライド マテリアルズ インコーポレイテッド | Fluorine plasma treatment for high-K gate stacks for defect passivation |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5362987A (en) * | 1976-11-17 | 1978-06-05 | Matsushita Electric Ind Co Ltd | Production of mos type semiconductor device |
JPH0513756A (en) * | 1991-07-03 | 1993-01-22 | Matsushita Electric Ind Co Ltd | Mis semiconductor device and its production |
US5292673A (en) * | 1989-08-16 | 1994-03-08 | Hitachi, Ltd | Method of manufacturing a semiconductor device |
US5688724A (en) * | 1992-07-02 | 1997-11-18 | National Semiconductor Corporation | Method of providing a dielectric structure for semiconductor devices |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51138950A (en) | 1975-05-28 | 1976-11-30 | Masutaro Go | A method and device for collecting floating oil |
EP0178133B1 (en) * | 1984-10-08 | 1990-12-27 | Fujitsu Limited | Semiconductor integrated circuit device |
US4777517A (en) * | 1984-11-29 | 1988-10-11 | Fujitsu Limited | Compound semiconductor integrated circuit device |
US4889817A (en) * | 1985-08-08 | 1989-12-26 | Oki Electric Industry Co., Ltd. | Method of manufacturing schottky gate field transistor by ion implantation method |
JPH07118484B2 (en) * | 1987-10-09 | 1995-12-18 | 沖電気工業株式会社 | Method for manufacturing Schottky gate field effect transistor |
JP2551127B2 (en) * | 1989-01-07 | 1996-11-06 | 三菱電機株式会社 | MIS semiconductor device and manufacturing method thereof |
JPH03162754A (en) | 1989-11-21 | 1991-07-12 | Mitsubishi Electric Corp | Magnetic recording and reproducing device |
US5243202A (en) * | 1990-04-25 | 1993-09-07 | Casio Computer Co., Ltd. | Thin-film transistor and a liquid crystal matrix display device using thin-film transistors of this type |
JP3047256B2 (en) * | 1991-06-13 | 2000-05-29 | 株式会社豊田中央研究所 | Dielectric thin film |
JPH0555596A (en) * | 1991-08-22 | 1993-03-05 | Rohm Co Ltd | Semiconductor nonvolatile memory device |
JPH0582795A (en) * | 1991-08-22 | 1993-04-02 | Rohm Co Ltd | Semiconductor memory device |
JPH05315608A (en) * | 1992-05-13 | 1993-11-26 | Tadahiro Omi | Semiconductor device |
JP2643833B2 (en) * | 1994-05-30 | 1997-08-20 | 日本電気株式会社 | Semiconductor memory device and method of manufacturing the same |
JP2901493B2 (en) * | 1994-06-27 | 1999-06-07 | 日本電気株式会社 | Semiconductor memory device and method of manufacturing the same |
US5891798A (en) * | 1996-12-20 | 1999-04-06 | Intel Corporation | Method for forming a High dielectric constant insulator in the fabrication of an integrated circuit |
US5834353A (en) * | 1997-10-20 | 1998-11-10 | Texas Instruments-Acer Incorporated | Method of making deep sub-micron meter MOSFET with a high permitivity gate dielectric |
US5866473A (en) * | 1997-10-31 | 1999-02-02 | Advanced Micro Devices, Inc. | Method of manufacturing a polysilicon gate having a dimension below the photolithography limitation |
-
1997
- 1997-12-18 US US08/993,766 patent/US6258675B1/en not_active Expired - Lifetime
-
1998
- 1998-07-07 WO PCT/US1998/014072 patent/WO1999031721A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5362987A (en) * | 1976-11-17 | 1978-06-05 | Matsushita Electric Ind Co Ltd | Production of mos type semiconductor device |
US5292673A (en) * | 1989-08-16 | 1994-03-08 | Hitachi, Ltd | Method of manufacturing a semiconductor device |
JPH0513756A (en) * | 1991-07-03 | 1993-01-22 | Matsushita Electric Ind Co Ltd | Mis semiconductor device and its production |
US5688724A (en) * | 1992-07-02 | 1997-11-18 | National Semiconductor Corporation | Method of providing a dielectric structure for semiconductor devices |
Non-Patent Citations (2)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 002, no. 097 (E - 049) 15 August 1978 (1978-08-15) * |
PATENT ABSTRACTS OF JAPAN vol. 017, no. 276 (E - 1372) 27 May 1993 (1993-05-27) * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7316962B2 (en) | 2005-01-07 | 2008-01-08 | Infineon Technologies Ag | High dielectric constant materials |
US7863202B2 (en) | 2005-01-07 | 2011-01-04 | Qimonda Ag | High dielectric constant materials |
Also Published As
Publication number | Publication date |
---|---|
US6258675B1 (en) | 2001-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5789300A (en) | Method of making IGFETs in densely and sparsely populated areas of a substrate | |
US5648286A (en) | Method of making asymmetrical transistor with lightly doped drain region, heavily doped source and drain regions, and ultra-heavily doped source region | |
US5930642A (en) | Transistor with buried insulative layer beneath the channel region | |
US4907048A (en) | Double implanted LDD transistor self-aligned with gate | |
US5888880A (en) | Trench transistor with localized source/drain regions implanted through selectively grown oxide layer | |
US5972754A (en) | Method for fabricating MOSFET having increased effective gate length | |
US5672531A (en) | Method for fabrication of a non-symmetrical transistor | |
US6200863B1 (en) | Process for fabricating a semiconductor device having assymetric source-drain extension regions | |
US6207485B1 (en) | Integration of high K spacers for dual gate oxide channel fabrication technique | |
US6077749A (en) | Method of making dual channel gate oxide thickness for MOSFET transistor design | |
US6258675B1 (en) | High K gate electrode | |
US5654215A (en) | Method for fabrication of a non-symmetrical transistor | |
US5923982A (en) | Method of making asymmetrical transistor with lightly and heavily doped drain regions and ultra-heavily doped source region using two source/drain implant steps | |
US6011290A (en) | Short channel length MOSFET transistor | |
KR20030058641A (en) | Method for manufacturing transistor of semiconductor device | |
US6258646B1 (en) | CMOS integrated circuit and method for implanting NMOS transistor areas prior to implanting PMOS transistor areas to optimize the thermal diffusivity thereof | |
US20030022450A1 (en) | Method to form elevated source/drain using poly spacer | |
US6127235A (en) | Method for making asymmetrical gate oxide thickness in channel MOSFET region | |
US5990532A (en) | Semiconductor arrangement with lightly doped regions under a gate structure | |
US5874343A (en) | CMOS integrated circuit and method for forming source/drain areas prior to forming lightly doped drains to optimize the thermal diffusivity thereof | |
US6767794B2 (en) | Method of making ultra thin oxide formation using selective etchback technique integrated with thin nitride layer for high performance MOSFET | |
US5874340A (en) | Method for fabrication of a non-symmetrical transistor with sequentially formed gate electrode sidewalls | |
US6323561B1 (en) | Spacer formation for precise salicide formation | |
US6159814A (en) | Spacer formation by poly stack dopant profile design | |
US5976925A (en) | Process of fabricating a semiconductor devise having asymmetrically-doped active region and gate electrode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |