US6190949B1 - Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof - Google Patents
Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof Download PDFInfo
- Publication number
- US6190949B1 US6190949B1 US08/861,197 US86119797A US6190949B1 US 6190949 B1 US6190949 B1 US 6190949B1 US 86119797 A US86119797 A US 86119797A US 6190949 B1 US6190949 B1 US 6190949B1
- Authority
- US
- United States
- Prior art keywords
- single crystal
- silicon
- crystal grains
- silicon single
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 304
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 304
- 239000010703 silicon Substances 0.000 title claims abstract description 304
- 239000013078 crystal Substances 0.000 title claims abstract description 193
- 239000010409 thin film Substances 0.000 title claims abstract description 119
- 238000000034 method Methods 0.000 title claims abstract description 87
- 230000008569 process Effects 0.000 title claims abstract description 71
- 230000015654 memory Effects 0.000 title claims description 41
- 239000004065 semiconductor Substances 0.000 title claims description 29
- 238000004519 manufacturing process Methods 0.000 title description 13
- 230000015572 biosynthetic process Effects 0.000 title description 10
- 230000001678 irradiating effect Effects 0.000 claims abstract description 49
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 23
- 239000010408 film Substances 0.000 claims description 41
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 27
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 26
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 9
- 230000001590 oxidative effect Effects 0.000 claims description 4
- 206010011416 Croup infectious Diseases 0.000 claims 1
- 201000010549 croup Diseases 0.000 claims 1
- 230000000052 comparative effect Effects 0.000 description 18
- 239000000758 substrate Substances 0.000 description 14
- 238000005229 chemical vapour deposition Methods 0.000 description 11
- 239000012535 impurity Substances 0.000 description 7
- 239000000463 material Substances 0.000 description 7
- 238000005530 etching Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 239000007790 solid phase Substances 0.000 description 5
- 238000002425 crystallisation Methods 0.000 description 4
- 230000008025 crystallization Effects 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 229910000838 Al alloy Inorganic materials 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000002159 nanocrystal Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- VZSRBBMJRBPUNF-UHFFFAOYSA-N 2-(2,3-dihydro-1H-inden-2-ylamino)-N-[3-oxo-3-(2,4,6,7-tetrahydrotriazolo[4,5-c]pyridin-5-yl)propyl]pyrimidine-5-carboxamide Chemical compound C1C(CC2=CC=CC=C12)NC1=NC=C(C=N1)C(=O)NCCC(N1CC2=C(CC1)NN=N2)=O VZSRBBMJRBPUNF-UHFFFAOYSA-N 0.000 description 1
- OCKGFTQIICXDQW-ZEQRLZLVSA-N 5-[(1r)-1-hydroxy-2-[4-[(2r)-2-hydroxy-2-(4-methyl-1-oxo-3h-2-benzofuran-5-yl)ethyl]piperazin-1-yl]ethyl]-4-methyl-3h-2-benzofuran-1-one Chemical compound C1=C2C(=O)OCC2=C(C)C([C@@H](O)CN2CCN(CC2)C[C@H](O)C2=CC=C3C(=O)OCC3=C2C)=C1 OCKGFTQIICXDQW-ZEQRLZLVSA-N 0.000 description 1
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- NNJVILVZKWQKPM-UHFFFAOYSA-N Lidocaine Chemical compound CCN(CC)CC(=O)NC1=C(C)C=CC=C1C NNJVILVZKWQKPM-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 239000010419 fine particle Substances 0.000 description 1
- -1 for example Chemical compound 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000002784 hot electron Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229940025586 lidopen Drugs 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
- H01L21/02686—Pulsed laser beam
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02491—Conductive materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02598—Microstructure monocrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02609—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02691—Scanning of a beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24355—Continuous and nonuniform or irregular surface on layer or component [e.g., roofing, etc.]
- Y10T428/24372—Particulate matter
Definitions
- the present invention relates to a new silicon thin film, a group of silicon single crystal grains, and formation processes thereof, and a semiconductor device, a flash memory cell, and fabrication processes thereof.
- a silicon thin film composed of a group of silicon single crystal grains formed on a base body has been used for various kinds of semiconductor devices such as a thin film transistor (hereinafter, referred to as a “TFT”) and a semiconductor device based on a SOI (Silicon On Insulator) technique, and for solar cells; and it is being examined to be applied to production of micromachines.
- TFT thin film transistor
- SOI Silicon On Insulator
- a stacked SRAM using TFTs as load elements has been proposed.
- TFTs have been also used for LCD (Liquid Crystal Display) panels.
- a silicon thin film composed of a group of silicon single crystal grains is used for a TFT required to be enhanced in electric characteristics such as a carrier mobility ( ⁇ ), conductivity ( ⁇ ), on-current characteristic, subthreshold characteristic, and on/off current ratio.
- ⁇ carrier mobility
- ⁇ conductivity
- on-current characteristic subthreshold characteristic
- on/off current ratio efforts are being made to improve characteristics of SRAMs and TFTs by increasing sizes of silicon single crystal grains in combination with reduction in density of twin crystals for lowering a trap density in the silicon single crystal grains.
- This document describes that a silicon thin film composed of silicon single crystal grains whose selected orientation is approximately the ⁇ 111> direction can be formed by repeatedly irradiating excimer laser beams on an amorphous silicon layer.
- Another process of forming a silicon thin film using the ELA technique has been also known, for example, from a document [“Crystal forms by solid-state recrystallization of amorphous Si film on SiO 2 ”, T. Noma, Appl. Phys. Lett. 59 (6), Aug. 5, 1991, pp. 653-655].
- This document describes that silicon single crystal grains are oriented in the ⁇ 110> direction, and they include fine ⁇ 111 ⁇ twin crystals.
- a process of forming a silicon thin film by graphoepitaxial growth using a strip-heater has been known, for example, from a document [Silicon graphoepitaxy using a strip-heater oven”, M. W. Geis, et al., Appl. Phys. Lett. 37(5), Sep. 1, 1980, pp. 454-456].
- This document describes that a silicon thin film formed on SiO 2 is composed of a (100) aggregation structure.
- a silicon thin film composed of a group of silicon single crystal grains has been also formed by a chemical-vapor deposition (CVD) process or a random solid-phase growth process.
- CVD chemical-vapor deposition
- the formation of polysilicon crystal grains by CVD has been known from Japanese Patent Laid-open Nos. Sho 63-307431 and Sho 63-307776.
- the selected orientation of silicon single crystal grains is the ⁇ 111> direction.
- a silicon thin film composed of a group of silicon single crystal grains having large sizes is formed by a normal chemical vapor deposition process, it cannot satisfy a uniform quality, a reduced leak, and a high mobility.
- a process of arranging silicon nuclei or crystal nuclei at desired positions and forming silicon single crystal grains having large sizes on the basis of the silicon nuclei or crystal nuclei has been known, for example, from Japanese Patent Laid-open Nos. Hei 3-125422, Hei 5-226246, Hei 6-97074, and Hei 6-302512.
- micro-sized silicon nuclei or crystal nuclei must be formed by patterning using a lithography process; however, there is a limitation to accurately form these micro-sized silicon nuclei or crystal nuclei by the present lithography technique.
- non-volatile memories are being extensively developed at present.
- a flash memory having a floating gate structure is being examined from the viewpoint of the reduced size of the memory cell and the lowered voltage.
- data is written or erased by injecting or discharging an electric charge into or from the floating gate.
- electric charge injecting methods a channel hot electron injection method or a method of allowing a Fowler-Nordheim's tunnel current to flow by applying a high electric field (for example, 8 MV/cm or more) on a tunnel oxide film are generally used.
- a threshold voltage after erasion of data is varied depending on variations in sizes of polycrystalline silicon grains forming a floating gate, for example, from a document [“Non-volatile Memory and Its Scaling”, Journal of Japan Society of Electron Information Communication, Vol. 9, No. 5, pp. 469-484 (May, 1996)].
- a flash memory including a floating gate composed of silicon nanocrystals has been proposed in a document [“A silicon nanocrystal based memory”, S. Tiwari, et al., Appl. Phys. Lett. 68 (10), 4, pp. 1377-1379, Mar. 4, 1996].
- An object of the present invention is to provide a process of easily, effectively forming a group of silicon single crystal grains in a grid pattern on a base body with the reduced variations in grain size, and a group of silicon single crystal grains formed by the process.
- Another object of the present invention is to provide a process of easily, effectively forming a silicon thin film composed of a group of silicon single crystal grains which are arranged in a grid pattern on a base body with the reduced variations in grain size, and a silicon thin film formed by the process.
- a further object of the present invention is to provide a process of fabricating a semiconductor device using the above silicon thin film or the above group of silicon single crystal grains, and a semiconductor device fabricated by the process.
- An additional object of the present invention is to provide a process of fabricating a flash memory cell using the above silicon thin film or the above group of silicon single crystal grains, and a flash memory cell fabricated by the process.
- a silicon thin film including a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the ⁇ 100> direction.
- a semiconductor device including a source/drain region and a channel region formed in a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body or formed in the silicon single crystal grains, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the ⁇ 100> direction.
- a top gate type or a bottom gate type thin film transistor used for LCD panels there may be exemplified a top gate type or a bottom gate type thin film transistor used for LCD panels, a semiconductor device based on the SOI technique (for example, a thin film transistor as a load element of a stacked SRAM), and a MOS type semiconductor device.
- SOI semiconductor-on-in-semiconductor
- MOS metal-oxide-oxide
- the silicon thin film and the formation process thereof according to the present invention can be applied not only to fabrication of these semiconductor devices but also to production of solar cells and to fabrication of micromachines.
- a length of one side of a silicon single crystal grain approximately rectangular-shaped may be 0.05 ⁇ m or more, preferably, 0.1 ⁇ m or more.
- the wording “a silicon single crystal grain approximately rectangular-shaped” means not only a perfectly rectangular silicon single crystal grain but also an imperfectly rectangular silicon single crystal grain having a chipped corner.
- the length of one side of an imperfectly rectangular silicon single crystal grains having a chipped corner means the length of one side of a virtual rectangular single crystal grain obtained by filling up the chipped corner. The same shall apply hereinafter.
- the average thickness of a silicon thin film may be in a range of 1 ⁇ 10 ⁇ 8 m to 1 ⁇ 10 ⁇ 7 m, preferably, in a range of 1 ⁇ 10 ⁇ 8 m to 6 ⁇ 10 ⁇ 8 m, more preferably, in a range of 1 ⁇ 10 ⁇ 8 m to 4 ⁇ 10 ⁇ 8 m.
- the average thickness of a silicon thin film is less than 1 ⁇ 10 ⁇ 8 m, there is a difficulty in fabrication of a semiconductor device using the silicon thin film.
- the thickness of an amorphous or polycrystalline silicon layer required to ensure the thickness of the silicon thin film is excessively thick, and consequently, the selected orientation of the silicon single crystal grains is possibly out of approximately the ⁇ 100> direction.
- the average thickness of a silicon thin film may be measured by an ellipsometer, interference spectrometer, or the like.
- opposed sides of the silicon single crystal grain approximately rectangular-shaped may be approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°.
- Crystal planes constituting these two sides are the ⁇ 220 ⁇ planes. That is, a crystal plane constituting one side of a silicon single crystal grain approximately rectangular-shaped is the ⁇ 220 ⁇ plane.
- a group of silicon single crystal grains including a plurality of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the ⁇ 100> direction, and adjacent ones of the silicon single crystal grains are separated from each other.
- a flash memory cell including a floating gate composed of a plurality of silicon single crystal grains which are each approximately rectangular-shaped and which are formed on a tunnel oxide film, a selected orientation of the silicon single crystal grains to the surface of the tunnel oxide film being approximately the ⁇ 100> direction; wherein the silicon single crystal grains are arranged in a grid pattern on the tunnel oxide film and adjacent ones of the silicon single crystal grains are separated from each other.
- each of the silicon single crystal grains separated from each other may be in a range of 1 ⁇ 10 ⁇ 8 m to 1 ⁇ 10 ⁇ 7 m, preferably, 1 ⁇ 10 ⁇ 8 m to 8 ⁇ 10 ⁇ 8 m, more preferably, in a range of 2 ⁇ 10 ⁇ 8 m to 5 ⁇ 10 ⁇ 8 m.
- the flash memory cell of the present invention or the flash memory cell fabricated by the process of fabricating a flash memory cell of the present invention basically includes a source/drain region and a channel region formed in a semiconducting substrate or a silicon layer, a tunnel oxide film formed thereon, a floating gate formed on the tunnel oxide film, an insulating film covering the floating gate, and a control gate.
- the step (b) of separating adjacent ones of the silicon single crystal grains to each other preferably includes a step of oxidizing the silicon thin film formed in the step (a) to form each region made of silicon oxide between the adjacent ones of the silicon single crystal grains.
- the step (b) of separating adjacent ones of the silicon single crystal grains to each other preferably includes a step of etching the silicon thin film formed in the step (a) to form each space between the adjacent ones of the silicon single crystal grains.
- the length of one side of each of the approximately rectangular-shaped silicon single crystal grains in the silicon thin film formed in the step (a) is preferably as short as possibly; however, it is preferably 0.05 ⁇ m or more from a practical standpoint.
- the average thickness of the silicon thin film formed in the step (a) may be in a range of 1 ⁇ 10 ⁇ 8 m to 1 ⁇ 10 ⁇ 7 m, preferably, 1 ⁇ 10 ⁇ 8 m to 6 ⁇ 10 ⁇ 8 m, more preferably, 1 ⁇ 10 ⁇ 8 m to 4 ⁇ 10 ⁇ 8 m.
- each of the approximately rectangular-shaped silicon single crystal grains in the silicon thin film formed in the step (a) may be approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°.
- Crystal planes constituting these two sides are the ⁇ 220 ⁇ planes. That is, a crystal plane constituting one side of a silicon single crystal grain approximately rectangular-shaped is the ⁇ 220 ⁇ plane.
- the base body or the tunnel oxide film in the present invention there may be exemplified, while not exclusively, silicon oxide (SiO 2 ), silicon nitride (SiN), SiON, a stacked structure of SiO 2 —SiN, and a stacked structure of SiO 2 —SiN—SiO 2 .
- the base body or the tunnel oxide film may be formed by oxidization or nitrization of the surface of a silicon semiconducting substrate, or may be formed of a suitable film on a semiconducting substrate, a layer, or an interconnection layer by CVD or the like.
- a ultraviolet beam there may be exemplified a XeCl excimer laser having a wavelength of 308 nm and a full-solid ultraviolet laser.
- the width (W) of a rectangular ultraviolet beam measured in the movement direction is preferably in a range of 40 ⁇ m to about 1 mm.
- the length of a rectangular ultraviolet beam measured in the direction perpendicular to the movement direction may be freely selected. It is desired to use a ultraviolet beam having an extremely sharp rise in energy at an edge portion.
- a ultraviolet beam source for generating such a ultraviolet beam there may be exemplified, while not exclusively, a combination of a XeCl excimer laser source, and attenuator, a beam homogenizer for equalizing a rectangular beam, and a reflection mirror.
- the base body may be moved with the ultraviolet beam source kept fixed; the ultraviolet beam source may be moved with the base body kept fixed; or both the ultraviolet beam source and the base body may be moved.
- the selected orientation of the silicon single crystal grains constituting the group of silicon single crystal grains to the surface of a base body is specified as approximately the ⁇ 100> direction.
- the approximately ⁇ 100> direction of silicon single crystal grains contains the case that the ⁇ 100> direction of the silicon single crystal grains is not strictly in parallel to the direction perpendicular to the surface of a base body.
- the selected orientation is sometimes called “a preferred orientation”.
- a polycrystalline structure in the form of a film or the like in which crystals are not random-oriented but a large number of the crystals have a crystal axis, crystal plane and the like oriented in a specified direction, is called “an aggregate structure” or “a fiber structure”.
- the oriented crystal axis is called the selected orientation.
- a silicon thin film composed of a group of silicon single crystal grains arranged in a grid pattern on a base body (insulating film), a selected orientation of the silicon single crystal grains to the surface of the base body being approximately the ⁇ 100> direction. Accordingly, it becomes possible to highly control and equalize characteristics of a TFT formed of the silicon thin film or to improve a semiconductor device based on the SOI technique by forming a TFT in a fine silicon single crystal grain. Further, since the crystallinity of the silicon thin film is improved in terms of macro-structure, characteristics of a TFT used for LCD panels and the like can be enhanced.
- flash memory cell non dot memory
- a flash memory cell capable of being operated at a low voltage by directly applying a tunneling effect and electron accumulation.
- variations in sizes of silicon grains forming the floating gate can be reduced, so that there can be realized a flash memory cell hard to be varied in threshold voltage after erasion of data.
- FIG. 1A is a schematic view illustrating a process of forming a silicon thin film in Example 1, and
- FIGS. 1B and 1C are schematic sectional views of the silicon thin film formed on a base body
- FIG. 2 is a transmission type electron microscopic photograph of the silicon thin film obtained in Example 1;
- FIG. 3 is a copy of an AFM photograph of the surface of the silicon thin film obtained in Example 1;
- FIG. 4 is a copy of another AFM photograph of the surface of the silicon thin film obtained in Example 1;
- FIG. 5 is a copy of an AFM photograph of the surface of a silicon thin film obtained in Comparative Example 1;
- FIG. 6 is a copy of an AFM photograph of the surface of a silicon thin film obtained in Comparative Example 2;
- FIGS. 7A to 7 C are schematic sectional views of a silicon thin film formed on a base body, illustrating a process of fabricating a semiconductor device in Example 2;
- FIG. 8 is a schematic sectional view of a bottom gate type thin film transistor in Example 2.
- FIG. 9 is a graph showing evaluation results of characteristics of n-type thin film transistors of a bottom gate type in Examples 2, 3 and Comparative Example 2;
- FIGS. 10A to 10 C are schematic sectional views of a silicon thin film formed on a tunnel oxide film, illustrating a process of fabricating a flash memory cell in Example 4.
- FIGS. 11A and 11B are schematic sectional views, continued to FIGS. 10A to 10 C, illustrating the process of fabricating a flash memory cell in Example 4.
- FIG. 12 is a schematic sectional view showing one example in which a floating gate of a flash memory cell is formed of the silicon thin film of the present invention.
- This example concerns a silicon thin film and a formation process thereof according to the present invention.
- a silicon thin film composed of a group of silicon single crystal grains was formed on a base body made of SiO 2 by irradiating a pulsed ultraviolet beam on an amorphous silicon layer formed on the base body.
- the irradiation conditions of the ultraviolet beam and the like are shown in Table 1.
- a SiN film 11 having a thickness of 50 nm was formed on a substrate 10 made of quartz and a base body 12 made of SiO 2 was formed on the SiN film 11 to a thickness of 100 nm.
- an amorphous silicon layer 13 having a thickness of 30 nm was formed on the base body 12 by PECVD. This state is shown by a schematic sectional view of FIG. 1 A.
- a pulsed ultraviolet beam was irradiated on the amorphous silicon layer 13 formed on the base body 12 in the conditions shown in Table 1. This state is shown by a schematic sectional view of FIG. 1 B.
- FIG. 1 A a pulsed ultraviolet beam
- FIG. 1B a region of the silicon layer 13 on which the preceding ultraviolet beam was irradiated is shown by the dotted line, and a region of the silicon layer 13 on which the present ultraviolet beam was irradiated is shown by the chain line.
- a certain point of the amorphous silicon layer 13 is 100 times exposed to the pulsed ultraviolet beam.
- the ultraviolet beam source may be moved with the substrate 10 kept fixed, or both the substrate 10 and the ultraviolet beam source may be moved.
- FIG. 1 C grain boundaries are shown by the dotted line.
- Each of the silicon single crystal grains has a sectional shape in which the central portion is recessed and the peripheral portion projects.
- the silicon thin film thus obtained was observed by a transmission type electron microscope. The result is shown by an electron microscopic photograph in FIG. 2 .
- the silicon thin film thus obtained is composed of a group of silicon crystal grains which are approximately rectangular-shaped.
- the selected orientation of the silicon single crystal grains to the surface of the base body was approximately the ⁇ 100> direction.
- the length of one side of the silicon single crystal grain approximately rectangular-shaped was 0.1 ⁇ m or more.
- the opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position. Crystal planes constituting the two sides were the ⁇ 220 ⁇ planes. Depending on the observation points, the opposed two sides of the silicon single crystal grain approximately rectangular-shaped intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
- the ratio of I 111 :I 220 in the silicon thin film obtained in this example was 1:4. From the analysis of the refraction intensity ratio, it is revealed that the selection orientation of the silicon single crystal grains to the surface of the base body is approximately the ⁇ 100> direction.
- the silicon single crystal grains constituting the group of silicon single crystal grains in the silicon thin film were selectively orientated in the ⁇ 100> direction to the surface of the base body, and the remaining silicon single crystal grains were oriented at random to the surface of the base body. Also, it was frequently observed that the adjacent ones in a unit constituted of several silicon single crystal grains correspond to each other in the crystal orientation.
- the surface of the silicon thin film obtained in this example was observed and measured by an AFM (Atomic Force Microscope). The measured results are shown in Table 3, and the surface observation photographs are shown in FIGS. 3 and 4.
- the observation field in FIG. 3 is 3 ⁇ m ⁇ 3 ⁇ m
- the observation field in FIG. 4 is 20 ⁇ m ⁇ 20 ⁇ m.
- the silicon thin film is composed of a group of silicon single crystal grains arranged in a grid pattern on the base body. That is, the silicon single crystal grains are regularly arranged in a checkerboard pattern. Also, in FIG. 4, there are observed some linear stripes which leftward, downward extend from the right, upper portion.
- a gap between the stripe is about 4 ⁇ m, which substantially corresponds to the moved amount or amount of movement L of the ultraviolet beam irradiating position.
- the opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
- a silicon thin film was formed on a base body in the same manner as in Example 1, except that the moved amount L and the movement ratio R were different from those in Example 1.
- the moved amount L and the movement ratio R are shown in Table 2.
- This example concerns a semiconductor device and a fabrication process thereof according to the present invention.
- an n-type thin film transistor having a bottom gate structure was fabricated using the process of forming a silicon thin film described in Example 1.
- An insulating layer 21 made of SiO 2 was formed on the surface of a glass substrate 20 , and a polycrystalline silicon layer doped with an impurity was deposited over the surface by CVD.
- the polycrystalline silicon layer was patterned, to form a gate electrode 22 .
- a base body 23 made of SiO 2 was formed over the surface by CVD.
- the base body 23 also functions as a gate oxide film.
- an amorphous silicon layer 24 having a thickness of 40 nm was formed on the base body 23 made of SiO 2 by PECVD, as shown in FIG. 7 A.
- a pulsed ultraviolet beam was irradiated on the amorphous silicon layer 24 thus formed (see FIG. 7 B), to form a silicon thin film 25 composed of a group of silicon single crystal grains on the base body (see FIG. 7 C).
- the irradiation conditions of the ultraviolet beam and the like are the same as those shown in Table 1.
- a region of the silicon layer 24 on which the preceding ultraviolet beam was irradiated is shown by the dotted line
- a region of the silicon layer 24 on which the present ultraviolet beam was irradiated is shown by the chain line.
- An impurity was doped in a source/drain region forming area of the silicon thin film 25 by ion implantation, followed by activation of the impurity thus doped, to form a source/drain region 26 and a channel region 27 .
- An insulating layer 28 made of SiO 2 was then deposited by CVD, and opening portions were formed in the insulating layer 28 at positions over the source/drain region 26 by lithography and RIE.
- An interconnection material layer made of an aluminum alloy was deposited on the insulating layer 28 including the opening portions by sputtering, followed by patterning of the interconnection material layer, to form an interconnection 29 on the insulating layer 28 (see FIG. 8 ). The interconnection 29 is connected to the source/drain region 26 via the interconnection material layer buried in the opening portions.
- An n-type thin film transistor having a bottom gate structure was fabricated in the same manner as in Example 2, except that the moved amount L and the moved amount/beam width R were different from those in Example 2.
- the moved amount L and the moved amount/beam width R in each of Examples 2 and 3 are shown in Table 4.
- n-type thin film transistor having a bottom gate structure was fabricated in the same manner as in Example 2, except that the moved amount L and the moved amount/beam width R were different from those in Example 2.
- the moved amount L and the moved amount/beam width R in Comparative Examples 2 are shown in Table 4.
- This example concerns a group of silicon single crystal grains and a formation process thereof, and a flash memory cell and a fabrication process thereof according to the present invention.
- this example will be described with reference to FIGS. 10 and 11.
- element isolation regions 31 having a LOCOS structure was formed in a silicon semiconducting substrate 30 , followed by ion implantation for well formation, channel stop, and threshold value adjustment.
- the element isolation region may be of a trench structure.
- fine particles and metal impurities on the surface of the silicon semiconducting substrate 30 were removed by RCA cleaning, and then the surface of the silicon semiconducting substrate 30 was cleaned by a solution of 0.1% hydrofluoric acid.
- a tunnel oxide film (equivalent to a base body) 32 having a thickness of 3 nm was formed on the exposed surface of the silicon semiconducting substrate 30 by a known oxidation process.
- an amorphous silicon layer 33 having a thickness of about 40 nm was formed on the tunnel oxide film 32 by PECVD, as in Example 1.
- a pulsed ultraviolet beam was irradiated on the amorphous silicon layer 33 (see FIG. 10 B), to form a silicon thin film 34 composed of a group of silicon single crystal grains on the tunnel oxide film 32 (see FIG. 10 C).
- the irradiation conditions of the ultraviolet beam and the like are the same as those shown in Table 1.
- FIG. 10B a region of the silicon layer 33 on which the preceding ultraviolet beam was irradiated is shown by the dotted line, and a region of the silicon layer on which the present ultraviolet beam was irradiated is shown by the chain line.
- the silicon thin film thus obtained was observed by a transmission type electron microscope and an AFM. It was observed that silicon single crystal grains 35 each having an approximately rectangular shape (length of one side: about 0.3 ⁇ m) were arranged in a grid pattern on the base body.
- the selected orientation of the silicon single crystal grains to the surface of the base body was approximately the ⁇ 100> direction.
- about 30% of the silicon single crystal grains constituting the group of the silicon single crystal grains were oriented in the ⁇ 100> direction to the surface of the base body, the remaining silicon single crystal grains were random-oriented to the surface of the base body.
- the ⁇ 100> direction was not strictly in parallel to the direction perpendicular to the surface of the base body.
- the adjacent ones in a unit constituted of several silicon single crystal grains correspond to each other in the crystal orientation. Additionally, opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
- the adjacent silicon single crystal grains 35 were separated from each other.
- the silicon thin film thus obtained was oxidized in an oxygen gas atmosphere under the temperature condition of 1000° C. ⁇ 20 min to form each region 36 made of silicon oxide (SiO 2 ) between the adjacent silicon single crystal grains 35 A (see FIG. 11 A).
- the average thickness of the silicon single crystal grain 35 A thus oxidized was about 10 nm, and the size thereof was 7-13 nm.
- a floating gate 37 composed of a plurality of the silicon single crystal grains 35 A was formed.
- the oxidation of silicon preferentially proceeds from grain boundaries.
- the silicon single crystal grains 35 was selectively orientated approximately in the ⁇ 100> direction to the surface of the tunnel oxide film (base body) 32 , so that the thicknesses and the sizes of the silicon single crystal grains can be preferably adjustable.
- the regions 36 made of SiO 2 were patterned, to remove the unnecessary regions 36 made of SiO 2 and the silicon single crystal grains 35 A. Then, an insulating film 38 was formed over the entire surface by CVD, and a polycrystalline silicon layer doped with an impurity was formed on the insulating film 38 by CVD, followed by patterning of the polycrystalline silicon layer and the insulating film 38 . Thus, a control gate 39 formed of the polycrystalline silicon layer was formed.
- an impurity was doped in a source/drain region forming area of the exposed silicon semiconducting substrate 30 by ion implantation, followed by activation of the impurity thus doped, to form a source/drain region 40 and a channel region 41 (see FIG. 11 B).
- an insulating film made of, for example SiO 2 was deposited over the entire surface by CVD, and opening portions were formed in the insulating layer at positions over the source/drain region 40 by photolithography and RIE.
- An interconnection material layer made of an aluminum alloy was then deposited on the insulating layer including the opening portions by sputtering, followed by patterning of the interconnection material layer, to accomplish an interconnection on the insulating layer. The interconnection is connected to the source/drain region 40 via the interconnection material layer buried in the opening portions.
- a flash memory cell nano dot memory
- amorphous silicon layer was formed on the base body in the examples, a polycrystalline silicon layer may be formed on the base body.
- a pulsed ultraviolet beam is irradiated on an amorphous or polycrystallinbe silicon layer, the base body may be heated.
- the surface of a silicon thin film may be planarized by etching-back.
- one transistor element can be fabricated from one silicon single crystal grain formed on a base body by forming a source/drain region and a channel region in the silicon single crystal grain.
- the adjacent silicon single crystal grains may be separated from each other by patterning a silicon thin film by lithography and etching for removing the unnecessary silicon single crystal grains.
- the adjacent silicon single crystal grains may be separated from each other by oxidizing a silicon thin film formed on a base body made of a material having an etching selection ratio to silicon oxide, for example, silicon nitride, to form each region made of silicon oxide between the adjacent silicon single crystal grains, and etching the silicon oxide.
- a floating gate of a flash memory cell may be formed of a silicon thin film according to the present invention or a floating gate of a flash memory cell may be formed on the basis of the process of forming a silicon thin film according to the present invention.
Abstract
A process of forming a silicon thin film includes the steps of: irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to thereby form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the base body. In this process, the moved amount of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio of the moved amount to a width of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%. Further, a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the <100> direction.
Description
The present invention relates to a new silicon thin film, a group of silicon single crystal grains, and formation processes thereof, and a semiconductor device, a flash memory cell, and fabrication processes thereof.
A silicon thin film composed of a group of silicon single crystal grains formed on a base body has been used for various kinds of semiconductor devices such as a thin film transistor (hereinafter, referred to as a “TFT”) and a semiconductor device based on a SOI (Silicon On Insulator) technique, and for solar cells; and it is being examined to be applied to production of micromachines.
In the field of semiconductor devices, for example, a stacked SRAM using TFTs as load elements has been proposed. TFTs have been also used for LCD (Liquid Crystal Display) panels. And, in general, a silicon thin film composed of a group of silicon single crystal grains is used for a TFT required to be enhanced in electric characteristics such as a carrier mobility (μ), conductivity (σ), on-current characteristic, subthreshold characteristic, and on/off current ratio. Concretely, efforts are being made to improve characteristics of SRAMs and TFTs by increasing sizes of silicon single crystal grains in combination with reduction in density of twin crystals for lowering a trap density in the silicon single crystal grains.
The enlargement in size (up to 1 μm) of silicon single crystal grains for improving the electric characteristics of such a silicon thin film has been examined by a SPC [Solid Phase Crystallization, solid phase crystallization from amorphous silicon) technique or an ELA (Excimer Laser Anneal, liquid phase crystallization using excimer laser). One process of forming a silicon thin film using the ELA technique has been known, for example, from a document [“Dependence of Crystallization Behaviors of Excimer Laser Annealed Amorphous Silicon Film on the Number of Laser Shot”, B. Jung, et al., AM-LCD 95, PP. 177-120]. This document describes that a silicon thin film composed of silicon single crystal grains whose selected orientation is approximately the <111> direction can be formed by repeatedly irradiating excimer laser beams on an amorphous silicon layer. Another process of forming a silicon thin film using the ELA technique has been also known, for example, from a document [“Crystal forms by solid-state recrystallization of amorphous Si film on SiO2”, T. Noma, Appl. Phys. Lett. 59 (6), Aug. 5, 1991, pp. 653-655]. This document describes that silicon single crystal grains are oriented in the <110> direction, and they include fine {111} twin crystals.
A process of forming a silicon thin film by graphoepitaxial growth using a strip-heater has been known, for example, from a document [Silicon graphoepitaxy using a strip-heater oven”, M. W. Geis, et al., Appl. Phys. Lett. 37(5), Sep. 1, 1980, pp. 454-456]. This document describes that a silicon thin film formed on SiO2 is composed of a (100) aggregation structure.
A silicon thin film composed of a group of silicon single crystal grains has been also formed by a chemical-vapor deposition (CVD) process or a random solid-phase growth process. For example, the formation of polysilicon crystal grains by CVD has been known from Japanese Patent Laid-open Nos. Sho 63-307431 and Sho 63-307776. In the techniques disclosed in these documents, the selected orientation of silicon single crystal grains is the <111> direction. Incidentally, in the case where a silicon thin film composed of a group of silicon single crystal grains having large sizes is formed by a normal chemical vapor deposition process, it cannot satisfy a uniform quality, a reduced leak, and a high mobility. In the random solid-phase growth process, it is possible to form a silicon thin film composed of a group of silicon single crystal grains having an average grain size of 1 μm or more; however, it is difficult for silicon single crystal grains to selectively grow. Further, in the TFT using the silicon thin film formed by such a process, since grain boundaries tend to be present in a TFT active region, there occurs a problem that TFT characteristics are varied depending on the presence of the grain boundaries, to thereby shorten the life time of the TFT.
In all of the techniques disclosed in the above-described references, no attempt has been made to regularly arrange a group of silicon single crystal grains on an insulating film. If a group of silicon single crystal grains can be regularly arranged on an insulating film, the TFT characteristics can be highly controlled and equalized, and also one TFT can be formed in each of the silicon single crystal grains. This is expected to further develop the SOI technique.
A process of arranging silicon nuclei or crystal nuclei at desired positions and forming silicon single crystal grains having large sizes on the basis of the silicon nuclei or crystal nuclei has been known, for example, from Japanese Patent Laid-open Nos. Hei 3-125422, Hei 5-226246, Hei 6-97074, and Hei 6-302512. In the technique disclosed in Japanese Patent Laid-open No. Hei 3-125422, micro-sized silicon nuclei or crystal nuclei must be formed by patterning using a lithography process; however, there is a limitation to accurately form these micro-sized silicon nuclei or crystal nuclei by the present lithography technique. In the case where the sizes of silicon nuclei or crystal nuclei are large, polycrystals tend to be formed with twin crystals and dislocations easily produced, resulting in the reduced throughput. In the techniques disclosed in Japanese Patent Lid-open Nos. Hei 5-226246, Hei 6-97074, and Hei 6-302512, it is necessary to irradiate an energy beam enabling fine convergence and direct scanning onto an amorphous silicon layer or to carry out ion implantation. Accordingly, these techniques have problems that not only the step of forming silicon single crystal grains is complicated, but also it takes a lot of time to form silicon single crystal grains because of the necessity of a solid phase growth step, resulting in the reduced throughput.
On the other hand, non-volatile memories are being extensively developed at present. In particular, a flash memory having a floating gate structure is being examined from the viewpoint of the reduced size of the memory cell and the lowered voltage. In a flash memory, data is written or erased by injecting or discharging an electric charge into or from the floating gate. Of various electric charge injecting methods, a channel hot electron injection method or a method of allowing a Fowler-Nordheim's tunnel current to flow by applying a high electric field (for example, 8 MV/cm or more) on a tunnel oxide film are generally used.
In such a flash memory cell, it has been known that a threshold voltage after erasion of data is varied depending on variations in sizes of polycrystalline silicon grains forming a floating gate, for example, from a document [“Non-volatile Memory and Its Scaling”, Journal of Japan Society of Electron Information Communication, Vol. 9, No. 5, pp. 469-484 (May, 1996)]. Further, as one means for realizing a future fine flash memory cell operated at a low voltage, a flash memory including a floating gate composed of silicon nanocrystals has been proposed in a document [“A silicon nanocrystal based memory”, S. Tiwari, et al., Appl. Phys. Lett. 68 (10), 4, pp. 1377-1379, Mar. 4, 1996]. Additionally, as one form of a non-volatile memory to lead the next generation over the present semiconductor device, a single electron memory operated at a low voltage using a small storage electric charge (electron) has been proposed in a document [“A Room-temperature Single-Electron Memory Device Using Fine-Grain Polycrystalline Silicon”, K. Yano, et. al., IEDM93, PP. 541-544].
To realize a flash memory cell hard to be varied in a threshold voltage after erasion of data, it is necessary to make as small as possible variations in sizes of silicon crystal grains forming a floating gate. Also, to realize a fine flash memory cell operated at a low voltage, it is necessary to regularly form fine silicon crystal grains on a thin insulating film (tunnel oxide film) with an excellent controllability.
An object of the present invention is to provide a process of easily, effectively forming a group of silicon single crystal grains in a grid pattern on a base body with the reduced variations in grain size, and a group of silicon single crystal grains formed by the process.
Another object of the present invention is to provide a process of easily, effectively forming a silicon thin film composed of a group of silicon single crystal grains which are arranged in a grid pattern on a base body with the reduced variations in grain size, and a silicon thin film formed by the process.
A further object of the present invention is to provide a process of fabricating a semiconductor device using the above silicon thin film or the above group of silicon single crystal grains, and a semiconductor device fabricated by the process.
An additional object of the present invention is to provide a process of fabricating a flash memory cell using the above silicon thin film or the above group of silicon single crystal grains, and a flash memory cell fabricated by the process.
To achieve the above object, according to the present invention, there is provided a process of forming a silicon thin film, including the step of: irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to thereby form a silicon thin film composed of a group of silicon single crystal grains on the base body; wherein the moved amount or amount of movement (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%, preferably, in a range of 0.5 to 2.5%, whereby forming a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the base body, a selected orientation of the silicon single crystal grains to the surface of the base body being approximately the <100> direction.
According to the present invention, there is provided a silicon thin film including a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the <100> direction.
To achieve the above object, according to the present invention, there is provided a process of fabricating a semiconductor device, including the steps of: irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to form a silicon thin film composed of a group of silicon single crystal grains on the base body; and forming a source/drain region and a channel region in the silicon thin film or the silicon single crystal grains; wherein the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%, preferably, in a range of 0.5 to 2.5%, whereby forming a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the base body, a selected orientation of the silicon single crystal grains to the surface of the base body being approximately the <100> direction.
According to the present invention, there is provided a semiconductor device including a source/drain region and a channel region formed in a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body or formed in the silicon single crystal grains, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the <100> direction.
As the semiconductor device of the present invention or the semiconductor device fabricated by the process of fabricating a semiconductor device of the present invention, there may be exemplified a top gate type or a bottom gate type thin film transistor used for LCD panels, a semiconductor device based on the SOI technique (for example, a thin film transistor as a load element of a stacked SRAM), and a MOS type semiconductor device. The silicon thin film and the formation process thereof according to the present invention can be applied not only to fabrication of these semiconductor devices but also to production of solar cells and to fabrication of micromachines.
In the silicon thin film and the formation process thereof, and the semiconductor device and the fabrication process thereof according to the present invention, a length of one side of a silicon single crystal grain approximately rectangular-shaped may be 0.05 μm or more, preferably, 0.1 μm or more. Here, the wording “a silicon single crystal grain approximately rectangular-shaped” means not only a perfectly rectangular silicon single crystal grain but also an imperfectly rectangular silicon single crystal grain having a chipped corner. The length of one side of an imperfectly rectangular silicon single crystal grains having a chipped corner means the length of one side of a virtual rectangular single crystal grain obtained by filling up the chipped corner. The same shall apply hereinafter. The average thickness of a silicon thin film may be in a range of 1×10−8 m to 1×10−7 m, preferably, in a range of 1×10−8 m to 6×10−8 m, more preferably, in a range of 1×10−8 m to 4×10−8 m. When the average thickness of a silicon thin film is less than 1×10−8 m, there is a difficulty in fabrication of a semiconductor device using the silicon thin film. On the other hand, when it is more than 1×10−7 m, the thickness of an amorphous or polycrystalline silicon layer required to ensure the thickness of the silicon thin film is excessively thick, and consequently, the selected orientation of the silicon single crystal grains is possibly out of approximately the <100> direction. The average thickness of a silicon thin film may be measured by an ellipsometer, interference spectrometer, or the like.
In the silicon thin film and the semiconductor device using the silicon thin film according to the present invention, a group of silicon single crystal grains constituting the silicon thin film may be formed by irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, and the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam may be specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof may be in a range of 0.1 to 5%, preferably, in a range of 0.5 to 2.5%. In the silicon thin film and the formation process thereof, and the semiconductor device and the fabrication process thereof according to the present invention, opposed sides of the silicon single crystal grain approximately rectangular-shaped may be approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°. Crystal planes constituting these two sides are the {220} planes. That is, a crystal plane constituting one side of a silicon single crystal grain approximately rectangular-shaped is the {220} plane.
To achieve the above object, according to the present invention, there is provided a process of forming a group of silicon single crystal grains including: a step (a) of irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to thereby form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the base body, a selected orientation of the silicon single crystal grains to the surface of the base body being approximately the <100> direction; and a step (b) of separating adjacent ones of the silicon single crystal grains to each other; wherein the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%, preferably, 0.5 to 2.5%.
According to the present invention, there is provided a group of silicon single crystal grains, including a plurality of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body, wherein a selected orientation of the silicon single crystal grains to the surface of the base body is approximately the <100> direction, and adjacent ones of the silicon single crystal grains are separated from each other.
To achieve the above object, according to the present invention, there is provided a process of fabricating a flash memory cell, including: a step (a) of irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a tunnel oxide film, to form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the tunnel oxide film, a selected orientation of the silicon single crystal grains to the surface of the tunnel oxide film is approximately the <100> direction; and a step (b) of separating adjacent ones of the silicon single crystal grains to each other, whereby forming a floating gate composed of the group of silicon single crystal grains; wherein the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%, preferably, 0.5 to 2.5%.
According to the present invention, there is provided a flash memory cell including a floating gate composed of a plurality of silicon single crystal grains which are each approximately rectangular-shaped and which are formed on a tunnel oxide film, a selected orientation of the silicon single crystal grains to the surface of the tunnel oxide film being approximately the <100> direction; wherein the silicon single crystal grains are arranged in a grid pattern on the tunnel oxide film and adjacent ones of the silicon single crystal grains are separated from each other. In addition, the thickness of each of the silicon single crystal grains separated from each other may be in a range of 1×10−8 m to 1×10−7 m, preferably, 1×10−8 m to 8×10−8 m, more preferably, in a range of 2×10−8 m to 5×10−8 m.
The flash memory cell of the present invention or the flash memory cell fabricated by the process of fabricating a flash memory cell of the present invention basically includes a source/drain region and a channel region formed in a semiconducting substrate or a silicon layer, a tunnel oxide film formed thereon, a floating gate formed on the tunnel oxide film, an insulating film covering the floating gate, and a control gate.
In the group of silicon single crystal grains or the flash memory cell using the same according to the present invention, the group of silicon single crystal grains may be formed by a process including: a step (a) of irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on the base body (or tunnel oxide film), to thereby form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on the base body (tunnel oxide film), a selected orientation of the silicon single crystal grains to the surface of the base body (tunnel oxide film) being approximately the <100> direction; and a step (b) of separating adjacent ones of the silicon single crystal grains to each other; wherein the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of the rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam is specified at 40 μm or less, and a ratio (R=L/W) of the moved amount to a width (W) of the rectangular ultraviolet beam measured in the movement direction thereof is in a range of 0.1 to 5%, preferably, in a range of 0.5 to 2.5%.
In the group of silicon single crystal grains and the formation process thereof, and the flash memory cell and the fabrication process thereof according to the present invention, the step (b) of separating adjacent ones of the silicon single crystal grains to each other preferably includes a step of oxidizing the silicon thin film formed in the step (a) to form each region made of silicon oxide between the adjacent ones of the silicon single crystal grains. Alternatively, the step (b) of separating adjacent ones of the silicon single crystal grains to each other preferably includes a step of etching the silicon thin film formed in the step (a) to form each space between the adjacent ones of the silicon single crystal grains. The length of one side of each of the approximately rectangular-shaped silicon single crystal grains in the silicon thin film formed in the step (a) is preferably as short as possibly; however, it is preferably 0.05 μm or more from a practical standpoint. The average thickness of the silicon thin film formed in the step (a) may be in a range of 1×10−8 m to 1×10−7 m, preferably, 1×10−8 m to 6×10−8 m, more preferably, 1×10−8 m to 4×10−8 m. The opposed sides of each of the approximately rectangular-shaped silicon single crystal grains in the silicon thin film formed in the step (a) may be approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°. Crystal planes constituting these two sides are the {220} planes. That is, a crystal plane constituting one side of a silicon single crystal grain approximately rectangular-shaped is the {220} plane.
As the base body or the tunnel oxide film in the present invention, there may be exemplified, while not exclusively, silicon oxide (SiO2), silicon nitride (SiN), SiON, a stacked structure of SiO2—SiN, and a stacked structure of SiO2—SiN—SiO2. The base body or the tunnel oxide film may be formed by oxidization or nitrization of the surface of a silicon semiconducting substrate, or may be formed of a suitable film on a semiconducting substrate, a layer, or an interconnection layer by CVD or the like.
As a ultraviolet beam, there may be exemplified a XeCl excimer laser having a wavelength of 308 nm and a full-solid ultraviolet laser. The width (W) of a rectangular ultraviolet beam measured in the movement direction is preferably in a range of 40 μm to about 1 mm. The length of a rectangular ultraviolet beam measured in the direction perpendicular to the movement direction may be freely selected. It is desired to use a ultraviolet beam having an extremely sharp rise in energy at an edge portion. As a ultraviolet beam source for generating such a ultraviolet beam, there may be exemplified, while not exclusively, a combination of a XeCl excimer laser source, and attenuator, a beam homogenizer for equalizing a rectangular beam, and a reflection mirror.
When the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of a rectangular ultraviolet beam to stating of the next irradiation of the rectangular ultraviolet beam is more than 40 μm or a ratio (R=L/W) of the moved amount to the width (W) of the ultraviolet beam measured in the movement direction of the ultraviolet beam irradiating position is more than 5%, there is a fear that a group of silicon single crystal grains which are each approximately rectangular shaped and which are arranged in a grid pattern on a base body are not formed, or that the selected orientation of the silicon single crystal grains to the surface of the base body is out of approximately the <100> direction. Further, when the movement ratio (R=L/W) is less than 0.1% of the width (W) of the ultraviolet beam measured in the movement direction of the ultraviolet beam irradiating position, the throughput becomes excessively low. In addition, the base body may be moved with the ultraviolet beam source kept fixed; the ultraviolet beam source may be moved with the base body kept fixed; or both the ultraviolet beam source and the base body may be moved.
In the case where 30% or more of silicon single crystal grains constituting a group of silicon single crystal grains are selectively oriented approximately in the <100> direction with respect to the surface of a base body, the selected orientation of the silicon single crystal grains constituting the group of silicon single crystal grains to the surface of a base body is specified as approximately the <100> direction. In addition, the approximately <100> direction of silicon single crystal grains contains the case that the <100> direction of the silicon single crystal grains is not strictly in parallel to the direction perpendicular to the surface of a base body. The selected orientation is sometimes called “a preferred orientation”. A polycrystalline structure in the form of a film or the like in which crystals are not random-oriented but a large number of the crystals have a crystal axis, crystal plane and the like oriented in a specified direction, is called “an aggregate structure” or “a fiber structure”. In this structure, the oriented crystal axis is called the selected orientation.
In the present invention, as described above, by specifying the moved amount (L) of a ultraviolet beam irradiating position in a period from completion of an irradiation of a rectangular ultraviolet beam to starting of the next irradiation of the rectangular ultraviolet beam to be 40 μm or less, and also specifying a ratio (R=L/W) of the moved amount to the width (W) of the ultraviolet beam measured in the movement direction of the ultraviolet beam irradiating position to be in a range of 0.1 to 5%, there can be formed a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on a base body, a selected orientation of the silicon single crystal grains being approximately the <100> direction. The reason for this is unclear, but it may be considered as follows: namely, by irradiating a pulsed rectangular ultraviolet beam (having extremely sharp rise in energy at an edge portion) in a certain region of an amorphous or polycrystalline silicon layer while overlapping and slightly shifting the ultraviolet beams, there is established a repetition of a thermal equilibrium state by heat reservation and a cooling (solidifying) state, to thereby form a group of these silicon single crystal grains. Also, the reason why the selected orientation of silicon single crystal grains to the surface of a base body is approximately the <100> direction may be considered to be due to the free energy on the surface of Si to the base body made of, for example, SiO2.
According to the present invention, there can be easily, effectively formed a silicon thin film composed of a group of silicon single crystal grains arranged in a grid pattern on a base body (insulating film), a selected orientation of the silicon single crystal grains to the surface of the base body being approximately the <100> direction. Accordingly, it becomes possible to highly control and equalize characteristics of a TFT formed of the silicon thin film or to improve a semiconductor device based on the SOI technique by forming a TFT in a fine silicon single crystal grain. Further, since the crystallinity of the silicon thin film is improved in terms of macro-structure, characteristics of a TFT used for LCD panels and the like can be enhanced. Also, there can be realized a flash memory cell (nano dot memory) capable of being operated at a low voltage by directly applying a tunneling effect and electron accumulation. Additionally, by forming a floating gate of a flash memory cell of a silicon thin film of the present invention, variations in sizes of silicon grains forming the floating gate can be reduced, so that there can be realized a flash memory cell hard to be varied in threshold voltage after erasion of data.
FIG. 1A is a schematic view illustrating a process of forming a silicon thin film in Example 1, and
FIGS. 1B and 1C are schematic sectional views of the silicon thin film formed on a base body;
FIG. 2 is a transmission type electron microscopic photograph of the silicon thin film obtained in Example 1;
FIG. 3 is a copy of an AFM photograph of the surface of the silicon thin film obtained in Example 1;
FIG. 4 is a copy of another AFM photograph of the surface of the silicon thin film obtained in Example 1;
FIG. 5 is a copy of an AFM photograph of the surface of a silicon thin film obtained in Comparative Example 1;
FIG. 6 is a copy of an AFM photograph of the surface of a silicon thin film obtained in Comparative Example 2;
FIGS. 7A to 7C are schematic sectional views of a silicon thin film formed on a base body, illustrating a process of fabricating a semiconductor device in Example 2;
FIG. 8 is a schematic sectional view of a bottom gate type thin film transistor in Example 2;
FIG. 9 is a graph showing evaluation results of characteristics of n-type thin film transistors of a bottom gate type in Examples 2, 3 and Comparative Example 2;
FIGS. 10A to 10C are schematic sectional views of a silicon thin film formed on a tunnel oxide film, illustrating a process of fabricating a flash memory cell in Example 4; and
FIGS. 11A and 11B are schematic sectional views, continued to FIGS. 10A to 10C, illustrating the process of fabricating a flash memory cell in Example 4; and
FIG. 12 is a schematic sectional view showing one example in which a floating gate of a flash memory cell is formed of the silicon thin film of the present invention.
Hereinafter, the present invention will be described in detail using the following examples with reference to the accompanying drawings.
This example concerns a silicon thin film and a formation process thereof according to the present invention. In this example, a silicon thin film composed of a group of silicon single crystal grains was formed on a base body made of SiO2 by irradiating a pulsed ultraviolet beam on an amorphous silicon layer formed on the base body. The irradiation conditions of the ultraviolet beam and the like are shown in Table 1.
| TABLE 1 | |||
| ultraviolet beam | XeCl excimer laser | ||
| (wavelength: 308 nm) | |||
| irradiated amount | 320 mJ/cm2 | ||
| pulse width | about 26 nano seconds | ||
| frequency | about 200 Hz | ||
| beam shape | rectangular shape: 400 μm | ||
| (width, W) × 150 mm (length) | |||
| moved amount L | 4 μm | ||
| movement ratio R | 1% (= 4 μm/400 μm × 100) | ||
Concretely, a SiN film 11 having a thickness of 50 nm was formed on a substrate 10 made of quartz and a base body 12 made of SiO2 was formed on the SiN film 11 to a thickness of 100 nm. Then, an amorphous silicon layer 13 having a thickness of 30 nm was formed on the base body 12 by PECVD. This state is shown by a schematic sectional view of FIG. 1A. Next, a pulsed ultraviolet beam was irradiated on the amorphous silicon layer 13 formed on the base body 12 in the conditions shown in Table 1. This state is shown by a schematic sectional view of FIG. 1B. In FIG. 1B, a region of the silicon layer 13 on which the preceding ultraviolet beam was irradiated is shown by the dotted line, and a region of the silicon layer 13 on which the present ultraviolet beam was irradiated is shown by the chain line. In this example, since the movement ratio (R=L/W) is 1%, a certain point of the amorphous silicon layer 13 is 100 times exposed to the pulsed ultraviolet beam. Although the substrate 10 was moved with a ultraviolet beam source kept fixed in this example, the ultraviolet beam source may be moved with the substrate 10 kept fixed, or both the substrate 10 and the ultraviolet beam source may be moved. A schematic sectional view of a silicon thin film 14 thus obtained is shown in FIG. 1C. In FIG. 1C, grain boundaries are shown by the dotted line. Each of the silicon single crystal grains has a sectional shape in which the central portion is recessed and the peripheral portion projects.
The silicon thin film thus obtained was observed by a transmission type electron microscope. The result is shown by an electron microscopic photograph in FIG. 2. In addition, a sample for microscopic observation is only a silicon thin film obtained by etching the substrate 10, SiN film 11 and base body 12 using a mixed solution of HF/H2O=½. As can be seen from the photograph of FIG. 2, the silicon thin film thus obtained is composed of a group of silicon crystal grains which are approximately rectangular-shaped. The selected orientation of the silicon single crystal grains to the surface of the base body was approximately the <100> direction. The length of one side of the silicon single crystal grain approximately rectangular-shaped was 0.1 μm or more. The opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position. Crystal planes constituting the two sides were the {220} planes. Depending on the observation points, the opposed two sides of the silicon single crystal grain approximately rectangular-shaped intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
When a polycrystalline silicon is perfectly non-oriented, a ratio of a refraction intensity I111 at the {111} plane to a refraction intensity I220 at the {220} plane was I111:I220=5:3. Besides, the ratio of I111:I220 in the silicon thin film obtained in this example was 1:4. From the analysis of the refraction intensity ratio, it is revealed that the selection orientation of the silicon single crystal grains to the surface of the base body is approximately the <100> direction. In addition, about 30% of the silicon single crystal grains constituting the group of silicon single crystal grains in the silicon thin film were selectively orientated in the <100> direction to the surface of the base body, and the remaining silicon single crystal grains were oriented at random to the surface of the base body. Also, it was frequently observed that the adjacent ones in a unit constituted of several silicon single crystal grains correspond to each other in the crystal orientation.
The surface of the silicon thin film obtained in this example was observed and measured by an AFM (Atomic Force Microscope). The measured results are shown in Table 3, and the surface observation photographs are shown in FIGS. 3 and 4. In addition, the observation field in FIG. 3 is 3 μm×3 μm, and the observation field in FIG. 4 is 20 μm×20 μm. As can be seen from FIGS. 3 and 4, the silicon thin film is composed of a group of silicon single crystal grains arranged in a grid pattern on the base body. That is, the silicon single crystal grains are regularly arranged in a checkerboard pattern. Also, in FIG. 4, there are observed some linear stripes which leftward, downward extend from the right, upper portion. A gap between the stripe is about 4 μm, which substantially corresponds to the moved amount or amount of movement L of the ultraviolet beam irradiating position. The opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
A silicon thin film was formed on a base body in the same manner as in Example 1, except that the moved amount L and the movement ratio R were different from those in Example 1. The moved amount L and the movement ratio R are shown in Table 2.
The surfaces of the silicon thin films obtained in Comparative Example 1 were observed and measured. The measured results are shown in Table 3, and the surface observation photographs are shown in FIG. 5 (Comparative Example 1A) and FIG. 6 (Comparative Example 1B). In addition, the observation field in each of FIGS. 5 and 6 is 3 μm×3 μm. As can be seen from FIGS. 5 and 6, for each of the silicon thin films obtained with the moved amount L set at 40 μm or more, single crystal grains are not arranged in a grid pattern on the base body. Further, it is revealed that as the moved amount L is made larger, the number of irregularities of the silicon thin film is made smaller.
Further, experiments were repeated with the irradiated amount of the XeCl excimer laser beam changed into 280 mJ/cm2, 320 mJ/cm2, 340 mJ/cm2 and 360 mJ/cm2; however, any silicon thin film composed of silicon single crystal grains selectively oriented in the <100> direction to the surface of the base body was not formed.
| TABLE 2 | |||
| moved amount L (μm) | movement ratio R (%) | ||
| |
40 | 10 | ||
| | ||||
| Comparative | ||||
| 200 | 50 | |||
| | ||||
| Comparative | ||||
| 400 | 100 | |||
| Example 1C | ||||
| TABLE 3 | ||||
| movement ratio R | Ra (μm) | RMS (μm) | ||
| Example 1 | 1% | 11.71 | 14.50 | ||
| Comparative | 10% | 8.66 | 10.83 | ||
| | |||||
| Comparative | |||||
| 50% | 4.81 | 5.98 | |||
| | |||||
| Comparative | |||||
| 100% | 5.21 | 6.30 | |||
| Example 1C | |||||
This example concerns a semiconductor device and a fabrication process thereof according to the present invention. In this example, an n-type thin film transistor having a bottom gate structure was fabricated using the process of forming a silicon thin film described in Example 1. An insulating layer 21 made of SiO2 was formed on the surface of a glass substrate 20, and a polycrystalline silicon layer doped with an impurity was deposited over the surface by CVD. The polycrystalline silicon layer was patterned, to form a gate electrode 22. Next, a base body 23 made of SiO2 was formed over the surface by CVD. The base body 23 also functions as a gate oxide film.
As in Example 1, an amorphous silicon layer 24 having a thickness of 40 nm was formed on the base body 23 made of SiO2 by PECVD, as shown in FIG. 7A. Next, a pulsed ultraviolet beam was irradiated on the amorphous silicon layer 24 thus formed (see FIG. 7B), to form a silicon thin film 25 composed of a group of silicon single crystal grains on the base body (see FIG. 7C). The irradiation conditions of the ultraviolet beam and the like are the same as those shown in Table 1. In addition, a region of the silicon layer 24 on which the preceding ultraviolet beam was irradiated is shown by the dotted line, and a region of the silicon layer 24 on which the present ultraviolet beam was irradiated is shown by the chain line.
An impurity was doped in a source/drain region forming area of the silicon thin film 25 by ion implantation, followed by activation of the impurity thus doped, to form a source/drain region 26 and a channel region 27. An insulating layer 28 made of SiO2 was then deposited by CVD, and opening portions were formed in the insulating layer 28 at positions over the source/drain region 26 by lithography and RIE. An interconnection material layer made of an aluminum alloy was deposited on the insulating layer 28 including the opening portions by sputtering, followed by patterning of the interconnection material layer, to form an interconnection 29 on the insulating layer 28 (see FIG. 8). The interconnection 29 is connected to the source/drain region 26 via the interconnection material layer buried in the opening portions.
An n-type thin film transistor having a bottom gate structure was fabricated in the same manner as in Example 2, except that the moved amount L and the moved amount/beam width R were different from those in Example 2. The moved amount L and the moved amount/beam width R in each of Examples 2 and 3 are shown in Table 4.
An n-type thin film transistor having a bottom gate structure was fabricated in the same manner as in Example 2, except that the moved amount L and the moved amount/beam width R were different from those in Example 2. The moved amount L and the moved amount/beam width R in Comparative Examples 2 are shown in Table 4.
The characteristics of the n-type thin film transistors of a bottom gate type obtained in Examples 2, 3 and Comparative Examples 2A, 2B were evaluated by measuring a drain current (ION) with Vd=10 V and Vg=15 V. The results are shown in FIG. 9. As can be seen from FIG. 9, when the movement R is 5% or less, the drain current (ION) becomes higher.
| TABLE 4 | |||
| moved amount L (μm) | movement ratio R (%) | ||
| Example 2 | 4 | 1 | ||
| Example 3 | 20 | 5 | ||
| |
40 | 10 | ||
| Example 2A | ||||
| Comparative | 360 | 90 | ||
| Example 2B | ||||
This example concerns a group of silicon single crystal grains and a formation process thereof, and a flash memory cell and a fabrication process thereof according to the present invention. Hereinafter, this example will be described with reference to FIGS. 10 and 11.
First, element isolation regions 31 having a LOCOS structure was formed in a silicon semiconducting substrate 30, followed by ion implantation for well formation, channel stop, and threshold value adjustment. The element isolation region may be of a trench structure. After that, fine particles and metal impurities on the surface of the silicon semiconducting substrate 30 were removed by RCA cleaning, and then the surface of the silicon semiconducting substrate 30 was cleaned by a solution of 0.1% hydrofluoric acid. Next, a tunnel oxide film (equivalent to a base body) 32 having a thickness of 3 nm was formed on the exposed surface of the silicon semiconducting substrate 30 by a known oxidation process.
After that, as shown in FIG. 10A, an amorphous silicon layer 33 having a thickness of about 40 nm was formed on the tunnel oxide film 32 by PECVD, as in Example 1. A pulsed ultraviolet beam was irradiated on the amorphous silicon layer 33 (see FIG. 10B), to form a silicon thin film 34 composed of a group of silicon single crystal grains on the tunnel oxide film 32 (see FIG. 10C). The irradiation conditions of the ultraviolet beam and the like are the same as those shown in Table 1. In FIG. 10B, a region of the silicon layer 33 on which the preceding ultraviolet beam was irradiated is shown by the dotted line, and a region of the silicon layer on which the present ultraviolet beam was irradiated is shown by the chain line.
The silicon thin film thus obtained was observed by a transmission type electron microscope and an AFM. It was observed that silicon single crystal grains 35 each having an approximately rectangular shape (length of one side: about 0.3 μm) were arranged in a grid pattern on the base body. The selected orientation of the silicon single crystal grains to the surface of the base body was approximately the <100> direction. In addition, about 30% of the silicon single crystal grains constituting the group of the silicon single crystal grains were oriented in the <100> direction to the surface of the base body, the remaining silicon single crystal grains were random-oriented to the surface of the base body. Also, in some silicon single crystal grains, the <100> direction was not strictly in parallel to the direction perpendicular to the surface of the base body. Further, it was frequently observed that the adjacent ones in a unit constituted of several silicon single crystal grains correspond to each other in the crystal orientation. Additionally, opposed two sides of the silicon single crystal grain approximately rectangular-shaped were approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersected the movement direction of the ultraviolet beam irradiating position at approximately 45°.
After that, the adjacent silicon single crystal grains 35 were separated from each other. Concretely, the silicon thin film thus obtained was oxidized in an oxygen gas atmosphere under the temperature condition of 1000° C.×20 min to form each region 36 made of silicon oxide (SiO2) between the adjacent silicon single crystal grains 35A (see FIG. 11A). The average thickness of the silicon single crystal grain 35A thus oxidized was about 10 nm, and the size thereof was 7-13 nm. These silicon single crystal grains 35A, spaced at intervals (about 0.3 μm), were arranged in a grid pattern on the tunnel oxide film (base body) 32. That is, the silicon single crystal grains were regularly arrange in a checkerboard pattern. Thus, a floating gate 37 composed of a plurality of the silicon single crystal grains 35A was formed. In general, the oxidation of silicon preferentially proceeds from grain boundaries. The silicon single crystal grains 35 was selectively orientated approximately in the <100> direction to the surface of the tunnel oxide film (base body) 32, so that the thicknesses and the sizes of the silicon single crystal grains can be preferably adjustable.
After that, the regions 36 made of SiO2 were patterned, to remove the unnecessary regions 36 made of SiO2 and the silicon single crystal grains 35A. Then, an insulating film 38 was formed over the entire surface by CVD, and a polycrystalline silicon layer doped with an impurity was formed on the insulating film 38 by CVD, followed by patterning of the polycrystalline silicon layer and the insulating film 38. Thus, a control gate 39 formed of the polycrystalline silicon layer was formed.
After that, an impurity was doped in a source/drain region forming area of the exposed silicon semiconducting substrate 30 by ion implantation, followed by activation of the impurity thus doped, to form a source/drain region 40 and a channel region 41 (see FIG. 11B). Then, an insulating film made of, for example SiO2 was deposited over the entire surface by CVD, and opening portions were formed in the insulating layer at positions over the source/drain region 40 by photolithography and RIE. An interconnection material layer made of an aluminum alloy was then deposited on the insulating layer including the opening portions by sputtering, followed by patterning of the interconnection material layer, to accomplish an interconnection on the insulating layer. The interconnection is connected to the source/drain region 40 via the interconnection material layer buried in the opening portions. Thus, a flash memory cell (nano dot memory) was fabricated.
While the present invention has been described with reference to the examples, such description is for illustrative purposes only, and it is understood that many changes may be made without departing from the scope of the present invention. For example, although the amorphous silicon layer was formed on the base body in the examples, a polycrystalline silicon layer may be formed on the base body. When a pulsed ultraviolet beam is irradiated on an amorphous or polycrystallinbe silicon layer, the base body may be heated. The surface of a silicon thin film may be planarized by etching-back. Additionally, in the semiconductor device and the fabrication process thereof according to the present invention, one transistor element can be fabricated from one silicon single crystal grain formed on a base body by forming a source/drain region and a channel region in the silicon single crystal grain. In this case, the adjacent silicon single crystal grains may be separated from each other by patterning a silicon thin film by lithography and etching for removing the unnecessary silicon single crystal grains. Alternatively, the adjacent silicon single crystal grains may be separated from each other by oxidizing a silicon thin film formed on a base body made of a material having an etching selection ratio to silicon oxide, for example, silicon nitride, to form each region made of silicon oxide between the adjacent silicon single crystal grains, and etching the silicon oxide. Further, as shown by a schematic sectional view of FIG. 12, a floating gate of a flash memory cell may be formed of a silicon thin film according to the present invention or a floating gate of a flash memory cell may be formed on the basis of the process of forming a silicon thin film according to the present invention.
Claims (21)
1. A process of forming a silicon thin film, comprising the steps of:
irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to thereby form a silicon thin film composed of a group of silicon single crystal grains on said base body;
moving the beam with the moved amount of an ultraviolet beam irradiating position in a period from completion of an irradiation pulse of said rectangular ultraviolet beam to starting of the next irradiation pulse of said rectangular ultraviolet beam being in a range of 4 μm to 20 μm, and a ratio of said moved amount to a width of said rectangular ultraviolet beam measured in the movement direction thereof being in a range of 0.1 to 5%, to form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on said base body, a selected orientation of said silicon single crystal grains to the surface of said base body being approximately the <100> direction.
2. A process of forming a silicon thin film according to claim 1, wherein a length of one side of said silicon single crystal grain approximately rectangular-shaped is 0.05 μm or more.
3. A process of forming a silicon thin film according to claim 1, wherein an average thickness of said silicon thin film is in a range of 1×10−8 m to 1×10−7 m.
4. A process of forming a silicon thin film according to claim 1, wherein said base body is made of silicon oxide or silicon nitride.
5. A process of forming a silicon thin film according to claim 1, wherein opposed sides of said silicon single crystal grain approximately rectangular-shaped are approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°.
6. A process of forming a group of silicon single crystal grains comprising:
a step (a) of irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to thereby form a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on said base body, a selected orientation of said silicon single crystal grains to the surface of said body being approximately the <100> direction; and
a step (b) of separating adjacent ones of said silicon single crystal grains to each other;
wherein the moved amount of an ultraviolet beam irradiating position in a period from completion of an irradiation pulse of said rectangular ultraviolet beam to starting of the next irradiation pulse of said rectangular ultraviolet beam being in a range of 4 μm to 20 μm, and a ratio of said moved amount to a width of said rectangular ultraviolet beam measured in the movement direction thereof being in a range of 0.1 to 5%.
7. A process of forming a group of silicon single crystal grains according to claim 6, wherein said step (b) of separating adjacent ones of said silicon single crystal grains from each other comprises a step of oxidizing said silicon thin film formed in said step (a) to form a region made of silicon oxide between the adjacent ones of said silicon single crystal grains.
8. A process of forming a group of silicon single crystal grains according to claim 6, wherein a length of one side of each of said approximately rectangular-shaped silicon single crystal grains in said silicon thin film formed in said step (a) is 0.05 μm or more.
9. A process of forming a group of silicon single crystal grains according to claim 6, wherein an average thickness of said silicon thin film formed in said step (a) is in a range of ×10−8 m to 1×10−7 m.
10. A process of forming a group of silicon single crystal grains according to claim 6, wherein said base body is made of silicon oxide or silicon nitride.
11. A process of forming a group of silicon single crystal grains according to claim 6, wherein opposed sides of each of said approximately rectangular-shaped silicon single crystal grains in said silicon thin film formed in said step (a) are approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°.
12. A process of fabricating a semiconductor device, comprising the steps of:
irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a base body, to form a silicon thin film composed of a group of silicon single crystal grains on said base body; and
forming a source/drain region and a channel region in said silicon thin film or said silicon single crystal grains;
wherein the moved amount of an ultraviolet beam irradiating position in a period from completion of an irradiation pulse of said rectangular ultraviolet beam to starting of the next irradiation pulse of said rectangular ultraviolet beam being in a range of 4 μm to 20 μm, and a ratio of said moved amount to a width of said rectangular ultraviolet beam measured in the movement direction thereof being in a range of 0.1 to 5%, whereby forming a silicon thin film composed of a group of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on said base body, a selected orientation of said silicon single crystal grains to the surface of said base body being approximately the <100> direction.
13. A process of fabricating a semiconductor device according to claim 12, wherein a length of one side of said silicon single crystal grain approximately rectangular-shaped is 0.05 μm or more.
14. A process of fabricating a semiconductor device according to claim 12, wherein an average thickness of said silicon thin film is in a range of 1×10−8 m to 1×10−7 m.
15. A process of fabricating a semiconductor device according to claim 12, wherein said base body is made of silicon oxide or silicon nitride.
16. A process of fabricating a semiconductor device according to claim 12, wherein opposed sides of said silicon single crystal grain approximately rectangular-shaped are approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45°.
17. A process of fabricating a flash memory cell, comprising:
a step (a) of irradiating a pulsed rectangular ultraviolet beam on an amorphous or polycrystalline silicon layer formed on a tunnel oxide film, to form a silicon thin film composed of a croup of silicon single crystal grains which are each approximately rectangular-shaped and which are arranged in a grid pattern on said tunnel oxide film, a selected orientation of said silicon single crystal grains to the surface of said tunnel oxide film is approximately the <100> direction; and
a step (b) of separating adjacent ones of said silicon single crystal grains to each other, whereby forming a floating gate composed of said group of silicon single crystal grains;
wherein the moved amount of an ultraviolet beam irradiating position in a period from completion of an irradiation pulse of said rectangular ultraviolet beam to starting of the next irradiation pulse of said rectangular ultraviolet beam being in a range of 4 μm to 20 μm, and a ratio of said moved amount to a width of said rectangular ultraviolet beam measured in the movement direction thereof being in a range of 0.1 to 5%.
18. A process of fabricating a flash memory cell according to claim 17, wherein said step (b) of separating adjacent ones of said silicon single crystal grains from each other comprises a step of oxidizing said silicon thin film formed in said step (a) to form a region made of silicon oxide between the adjacent ones of said silicon single crystal grains.
19. A process of fabricating a flash memory cell according to claim 17, wherein a length of one side of each of said approximately rectangular-shaped silicon single crystal grains in said silicon thin film formed in said step (a) is 0.05 μm or more.
20. A process of fabricating a flash memory cell according to claim 17, wherein an average thickness of said silicon thin film formed in said step (a) is in a range of 1×10−8 m to 1×10−7 m.
21. A process of fabricating a flash memory cell according to claim 17, wherein opposed sides of each of said approximately rectangular-shaped silicon single crystal grains in said silicon thin film formed in said steo (a) are approximately in parallel to the movement direction of the ultraviolet beam irradiating position or intersect the movement direction of the ultraviolet beam irradiating position at approximately 45° .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/616,685 US6548830B1 (en) | 1996-05-22 | 2000-07-14 | Semiconductor device formed of single crystal grains in a grid pattern |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8-150306 | 1996-05-22 | ||
| JP15030696 | 1996-05-22 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/616,685 Division US6548830B1 (en) | 1996-05-22 | 2000-07-14 | Semiconductor device formed of single crystal grains in a grid pattern |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US6190949B1 true US6190949B1 (en) | 2001-02-20 |
Family
ID=15494131
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US08/861,197 Expired - Lifetime US6190949B1 (en) | 1996-05-22 | 1997-05-21 | Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof |
| US09/616,685 Expired - Lifetime US6548830B1 (en) | 1996-05-22 | 2000-07-14 | Semiconductor device formed of single crystal grains in a grid pattern |
| US10/364,214 Abandoned US20030143375A1 (en) | 1996-05-22 | 2003-02-11 | Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof |
Family Applications After (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/616,685 Expired - Lifetime US6548830B1 (en) | 1996-05-22 | 2000-07-14 | Semiconductor device formed of single crystal grains in a grid pattern |
| US10/364,214 Abandoned US20030143375A1 (en) | 1996-05-22 | 2003-02-11 | Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof |
Country Status (1)
| Country | Link |
|---|---|
| US (3) | US6190949B1 (en) |
Cited By (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010010391A1 (en) * | 2000-01-28 | 2001-08-02 | Setsuo Nakajima | Semiconductor device and its manufacturing method |
| US20020043662A1 (en) * | 2000-06-19 | 2002-04-18 | Shunpei Yamazaki | Semiconductor device |
| US6387779B1 (en) * | 1999-04-16 | 2002-05-14 | Lg. Philips Lcd Co., Ltd | Method of crystallizing a silicon film and thin film transistor and fabricating method thereof using the same |
| US20020118317A1 (en) * | 2001-02-28 | 2002-08-29 | Apostolos Voutsas | Method of forming an LCD with predominantly <100> polycrystalline silicon regions |
| US6479837B1 (en) * | 1998-07-06 | 2002-11-12 | Matsushita Electric Industrial Co., Ltd. | Thin film transistor and liquid crystal display unit |
| US6489222B2 (en) * | 2000-06-02 | 2002-12-03 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
| US6503848B1 (en) | 2001-11-20 | 2003-01-07 | Taiwan Semiconductor Manufacturing Company | Method of forming a smooth polysilicon surface using a soft etch to enlarge the photo lithography window |
| US20030022471A1 (en) * | 1997-12-17 | 2003-01-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor thin film, method and apparatus for producing the same, and semiconductor device and method of producing the same |
| US20030025134A1 (en) * | 2001-02-28 | 2003-02-06 | Apostolos Voutsas | Predominantly <100> polycrystalline silicon thin film transistor |
| US20030102518A1 (en) * | 2001-12-04 | 2003-06-05 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
| US20030132209A1 (en) * | 2001-01-12 | 2003-07-17 | Norihito Kawaguchi | Method and device for laser annealing |
| US20030153136A1 (en) * | 2002-02-14 | 2003-08-14 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semicontor device having trench isolation |
| US6635555B2 (en) * | 2001-02-28 | 2003-10-21 | Sharp Laboratories Of America, Inc. | Method of controlling crystallographic orientation in laser-annealed polycrystalline silicon films |
| US20030203656A1 (en) * | 1999-08-18 | 2003-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, and electronic device |
| US6664147B2 (en) | 2001-02-28 | 2003-12-16 | Sharp Laboratories Of America, Inc. | Method of forming thin film transistors on predominantly <100> polycrystalline silicon films |
| US6703265B2 (en) * | 2000-08-02 | 2004-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US6713371B1 (en) * | 2003-03-17 | 2004-03-30 | Matrix Semiconductor, Inc. | Large grain size polysilicon films formed by nuclei-induced solid phase crystallization |
| US20040119100A1 (en) * | 2002-12-19 | 2004-06-24 | International Business Machines Corporation | Dense dual-plane devices |
| US20040155295A1 (en) * | 2000-12-06 | 2004-08-12 | Hitachi, Ltd. | Thin film transistor and display using the same |
| US20040266147A1 (en) * | 2003-06-30 | 2004-12-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film transistor and method for manufacturing a semiconductor device |
| US20050026401A1 (en) * | 2003-07-31 | 2005-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device, and laser irradiation apparatus |
| US20050023531A1 (en) * | 2003-07-31 | 2005-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
| US6884699B1 (en) * | 2000-10-06 | 2005-04-26 | Mitsubishi Denki Kabushiki Kaisha | Process and unit for production of polycrystalline silicon film |
| US6927109B1 (en) * | 1999-07-05 | 2005-08-09 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation apparatus laser irradiation method, semiconductor device and method of manufacturing a semiconductor device |
| US20050258470A1 (en) * | 2004-05-20 | 2005-11-24 | Bohumil Lojek | Gate stack of nanocrystal memory and method for forming same |
| US20060076606A1 (en) * | 2004-10-13 | 2006-04-13 | Bohumil Lojek | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device |
| US7078321B2 (en) | 2000-06-19 | 2006-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US7098505B1 (en) | 2004-09-09 | 2006-08-29 | Actel Corporation | Memory device with multiple memory layers of local charge storage |
| US20070298594A1 (en) * | 2006-06-06 | 2007-12-27 | Ichiro Mizushima | Semiconductor device fabrication method |
| US20090026465A1 (en) * | 2006-04-17 | 2009-01-29 | Au Optronics Corp. | Polysilicon film having smooth surface and method of forming the same |
| CN100468765C (en) * | 2001-07-18 | 2009-03-11 | 株式会社液晶高新技术开发中心 | Thin film semiconductor device |
| US20100112790A1 (en) * | 2007-04-18 | 2010-05-06 | Mitsubishi Electric Corproation | Method of manufacturing semiconductor thin film and semiconductor device |
| US20100129970A1 (en) * | 2003-06-30 | 2010-05-27 | Sang Hyun Kim | Method of fabricating polycrystalline silicon thin film for improving crystallization characteristics and method of fabricating liquid crystal display device using the same |
| CN108269732A (en) * | 2017-01-03 | 2018-07-10 | 联华电子股份有限公司 | The method for forming non-crystalline silicon multilayered structure |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003179068A (en) * | 2001-12-12 | 2003-06-27 | Hitachi Ltd | Image display device and its manufacturing method |
| US7211501B2 (en) * | 2002-12-12 | 2007-05-01 | Intel Corporation | Method and apparatus for laser annealing |
| US8394483B2 (en) | 2007-01-24 | 2013-03-12 | Micron Technology, Inc. | Two-dimensional arrays of holes with sub-lithographic diameters formed by block copolymer self-assembly |
| US8083953B2 (en) | 2007-03-06 | 2011-12-27 | Micron Technology, Inc. | Registered structure formation via the application of directed thermal energy to diblock copolymer films |
| US8557128B2 (en) | 2007-03-22 | 2013-10-15 | Micron Technology, Inc. | Sub-10 nm line features via rapid graphoepitaxial self-assembly of amphiphilic monolayers |
| US8097175B2 (en) | 2008-10-28 | 2012-01-17 | Micron Technology, Inc. | Method for selectively permeating a self-assembled block copolymer, method for forming metal oxide structures, method for forming a metal oxide pattern, and method for patterning a semiconductor structure |
| US7959975B2 (en) * | 2007-04-18 | 2011-06-14 | Micron Technology, Inc. | Methods of patterning a substrate |
| US8294139B2 (en) | 2007-06-21 | 2012-10-23 | Micron Technology, Inc. | Multilayer antireflection coatings, structures and devices including the same and methods of making the same |
| US8372295B2 (en) * | 2007-04-20 | 2013-02-12 | Micron Technology, Inc. | Extensions of self-assembled structures to increased dimensions via a “bootstrap” self-templating method |
| US8404124B2 (en) * | 2007-06-12 | 2013-03-26 | Micron Technology, Inc. | Alternating self-assembling morphologies of diblock copolymers controlled by variations in surfaces |
| US8080615B2 (en) | 2007-06-19 | 2011-12-20 | Micron Technology, Inc. | Crosslinkable graft polymer non-preferentially wetted by polystyrene and polyethylene oxide |
| US8283258B2 (en) * | 2007-08-16 | 2012-10-09 | Micron Technology, Inc. | Selective wet etching of hafnium aluminum oxide films |
| US8999492B2 (en) | 2008-02-05 | 2015-04-07 | Micron Technology, Inc. | Method to produce nanometer-sized features with directed assembly of block copolymers |
| US8101261B2 (en) * | 2008-02-13 | 2012-01-24 | Micron Technology, Inc. | One-dimensional arrays of block copolymer cylinders and applications thereof |
| US8425982B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Methods of improving long range order in self-assembly of block copolymer films with ionic liquids |
| US8426313B2 (en) | 2008-03-21 | 2013-04-23 | Micron Technology, Inc. | Thermal anneal of block copolymer films with top interface constrained to wet both blocks with equal preference |
| US8114300B2 (en) * | 2008-04-21 | 2012-02-14 | Micron Technology, Inc. | Multi-layer method for formation of registered arrays of cylindrical pores in polymer films |
| US8114301B2 (en) | 2008-05-02 | 2012-02-14 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
| KR102248998B1 (en) | 2010-01-20 | 2021-05-07 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Electronic device |
| US8304493B2 (en) | 2010-08-20 | 2012-11-06 | Micron Technology, Inc. | Methods of forming block copolymers |
| US8900963B2 (en) | 2011-11-02 | 2014-12-02 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related structures |
| US9087699B2 (en) | 2012-10-05 | 2015-07-21 | Micron Technology, Inc. | Methods of forming an array of openings in a substrate, and related methods of forming a semiconductor device structure |
| US9229328B2 (en) | 2013-05-02 | 2016-01-05 | Micron Technology, Inc. | Methods of forming semiconductor device structures, and related semiconductor device structures |
| US9177795B2 (en) | 2013-09-27 | 2015-11-03 | Micron Technology, Inc. | Methods of forming nanostructures including metal oxides |
| US10133428B2 (en) * | 2015-05-29 | 2018-11-20 | Samsung Display Co., Ltd. | Flexible display device including a flexible substrate having a bending part and a conductive pattern at least partially disposed on the bending part |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4059461A (en) * | 1975-12-10 | 1977-11-22 | Massachusetts Institute Of Technology | Method for improving the crystallinity of semiconductor films by laser beam scanning and the products thereof |
| US4768076A (en) * | 1984-09-14 | 1988-08-30 | Hitachi, Ltd. | Recrystallized CMOS with different crystal planes |
| US4933298A (en) * | 1987-12-18 | 1990-06-12 | Fujitsu Limited | Method of making high speed semiconductor device having a silicon-on-insulator structure |
| US5122223A (en) * | 1979-05-29 | 1992-06-16 | Massachusetts Institute Of Technology | Graphoepitaxy using energy beams |
| US5304357A (en) * | 1991-05-15 | 1994-04-19 | Ricoh Co. Ltd. | Apparatus for zone melting recrystallization of thin semiconductor film |
| US5365875A (en) * | 1991-03-25 | 1994-11-22 | Fuji Xerox Co., Ltd. | Semiconductor element manufacturing method |
| US5496768A (en) * | 1993-12-03 | 1996-03-05 | Casio Computer Co., Ltd. | Method of manufacturing polycrystalline silicon thin film |
| US5591668A (en) * | 1994-03-14 | 1997-01-07 | Matsushita Electric Industrial Co., Ltd. | Laser annealing method for a semiconductor thin film |
| US5756364A (en) * | 1994-11-29 | 1998-05-26 | Semiconductor Energy Laboratory Co., Ltd. | Laser processing method of semiconductor device using a catalyst |
| US5904550A (en) * | 1992-02-28 | 1999-05-18 | Casio Computer Co., Ltd. | Method of producing a semiconductor device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59138329A (en) * | 1983-01-28 | 1984-08-08 | Hitachi Ltd | Fabrication of single crystal thin film on insulative substrate |
| TW264575B (en) * | 1993-10-29 | 1995-12-01 | Handotai Energy Kenkyusho Kk | |
| US5597621A (en) | 1995-12-01 | 1997-01-28 | University Of Florida | Method of manufacturing photoluminescing semiconductor material using lasers |
-
1997
- 1997-05-21 US US08/861,197 patent/US6190949B1/en not_active Expired - Lifetime
-
2000
- 2000-07-14 US US09/616,685 patent/US6548830B1/en not_active Expired - Lifetime
-
2003
- 2003-02-11 US US10/364,214 patent/US20030143375A1/en not_active Abandoned
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4059461A (en) * | 1975-12-10 | 1977-11-22 | Massachusetts Institute Of Technology | Method for improving the crystallinity of semiconductor films by laser beam scanning and the products thereof |
| US5122223A (en) * | 1979-05-29 | 1992-06-16 | Massachusetts Institute Of Technology | Graphoepitaxy using energy beams |
| US4768076A (en) * | 1984-09-14 | 1988-08-30 | Hitachi, Ltd. | Recrystallized CMOS with different crystal planes |
| US4933298A (en) * | 1987-12-18 | 1990-06-12 | Fujitsu Limited | Method of making high speed semiconductor device having a silicon-on-insulator structure |
| US5365875A (en) * | 1991-03-25 | 1994-11-22 | Fuji Xerox Co., Ltd. | Semiconductor element manufacturing method |
| US5304357A (en) * | 1991-05-15 | 1994-04-19 | Ricoh Co. Ltd. | Apparatus for zone melting recrystallization of thin semiconductor film |
| US5904550A (en) * | 1992-02-28 | 1999-05-18 | Casio Computer Co., Ltd. | Method of producing a semiconductor device |
| US5496768A (en) * | 1993-12-03 | 1996-03-05 | Casio Computer Co., Ltd. | Method of manufacturing polycrystalline silicon thin film |
| US5591668A (en) * | 1994-03-14 | 1997-01-07 | Matsushita Electric Industrial Co., Ltd. | Laser annealing method for a semiconductor thin film |
| US5756364A (en) * | 1994-11-29 | 1998-05-26 | Semiconductor Energy Laboratory Co., Ltd. | Laser processing method of semiconductor device using a catalyst |
Non-Patent Citations (6)
| Title |
|---|
| Asai et al "Poly-silicon thin film transistors with uniform performance fabricated by eximer laser annealing," Jpn. J. Appl. Phys. vol. 32, ppg 474-481, 1993. * |
| Ghandhi, "VLSI Fabrication Principles Silicon and Gallium Arsenide," pp. 19-21, 1994. * |
| Kuriyama et al, "High Mobility Poly-Si TFT by a New Excimer Laser Annealing Meathod For Large Area Electronics," IEEE IEDM 91, pp. 563-566, 1991. * |
| Kuriyama, "Excimer laser crystallization of silicon films for AMLCDs," AMLCDs '95, ppg 87-92, 1995. * |
| Kuryiama et al, "Comprehensive Study of Lateral Grain Growth in Poly-Si Films by Excimer Laser Annealing and Its Application to Thin Film Transisitors," Jpn. J. Appl. Phys. vol. 33 pp. 5657-5662, Oct. 1994. * |
| Tiwari et al, "A silicon nanocrystals based memory," Applied Physics Letters 68 (10) ppg 1377-79, Mar. 4, 1996. * |
Cited By (78)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6806498B2 (en) | 1997-12-17 | 2004-10-19 | Matsushita Electric Industrial Co., Ltd. | Semiconductor thin film, method and apparatus for producing the same, and semiconductor device and method of producing the same |
| US20030022471A1 (en) * | 1997-12-17 | 2003-01-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor thin film, method and apparatus for producing the same, and semiconductor device and method of producing the same |
| US6528397B1 (en) * | 1997-12-17 | 2003-03-04 | Matsushita Electric Industrial Co., Ltd. | Semiconductor thin film, method of producing the same, apparatus for producing the same, semiconductor device and method of producing the same |
| US6479837B1 (en) * | 1998-07-06 | 2002-11-12 | Matsushita Electric Industrial Co., Ltd. | Thin film transistor and liquid crystal display unit |
| US6387779B1 (en) * | 1999-04-16 | 2002-05-14 | Lg. Philips Lcd Co., Ltd | Method of crystallizing a silicon film and thin film transistor and fabricating method thereof using the same |
| US6927109B1 (en) * | 1999-07-05 | 2005-08-09 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation apparatus laser irradiation method, semiconductor device and method of manufacturing a semiconductor device |
| US20050247685A1 (en) * | 1999-07-05 | 2005-11-10 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation apparatus, laser irradiation method, semiconductor device, and method of manufacturing a semiconductor device |
| US7419861B2 (en) | 1999-07-05 | 2008-09-02 | Semiconductor Energy Laboratory Co., Ltd. | Laser irradiation apparatus, laser irradiation method, semiconductor device, and method of manufacturing a semiconductor device |
| US7338913B2 (en) | 1999-08-18 | 2008-03-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, and electronic device |
| US20030203656A1 (en) * | 1999-08-18 | 2003-10-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, manufacturing method thereof, and electronic device |
| US20010010391A1 (en) * | 2000-01-28 | 2001-08-02 | Setsuo Nakajima | Semiconductor device and its manufacturing method |
| US20070051957A1 (en) * | 2000-01-28 | 2007-03-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and its manufacturing method |
| US7635866B2 (en) | 2000-01-28 | 2009-12-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and its manufacturing method |
| US7129522B2 (en) | 2000-01-28 | 2006-10-31 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and its manufacturing method |
| US6780687B2 (en) * | 2000-01-28 | 2004-08-24 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device having a heat absorbing layer |
| US20040124419A1 (en) * | 2000-01-28 | 2004-07-01 | Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation | Semiconductor device and its manufacturing method |
| US6489222B2 (en) * | 2000-06-02 | 2002-12-03 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
| US6828587B2 (en) | 2000-06-19 | 2004-12-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| US20020043662A1 (en) * | 2000-06-19 | 2002-04-18 | Shunpei Yamazaki | Semiconductor device |
| US7078321B2 (en) | 2000-06-19 | 2006-07-18 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US7307283B2 (en) | 2000-06-19 | 2007-12-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US7034337B2 (en) | 2000-08-02 | 2006-04-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US6703265B2 (en) * | 2000-08-02 | 2004-03-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US20040169177A1 (en) * | 2000-08-02 | 2004-09-02 | Semiconductor Energy Laboratory Co., Ltd. A Japan Corporation | Semiconductor device and method of manufacturing the same |
| US20060246638A1 (en) * | 2000-08-02 | 2006-11-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device and Method of Manufacturing the Same |
| US7368335B2 (en) | 2000-08-02 | 2008-05-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
| US6884699B1 (en) * | 2000-10-06 | 2005-04-26 | Mitsubishi Denki Kabushiki Kaisha | Process and unit for production of polycrystalline silicon film |
| US7227186B2 (en) | 2000-12-06 | 2007-06-05 | Hitachi, Ltd. | Thin film transistor and method of manufacturing the same |
| US20040155295A1 (en) * | 2000-12-06 | 2004-08-12 | Hitachi, Ltd. | Thin film transistor and display using the same |
| US20050202612A1 (en) * | 2000-12-06 | 2005-09-15 | Hitachi, Ltd. | Thin film transistor and method of manufacturing the same |
| US6903371B2 (en) | 2000-12-06 | 2005-06-07 | Hitachi, Ltd. | Thin film transistor and display using the same |
| EP1213769A3 (en) * | 2000-12-06 | 2004-09-29 | Hitachi Ltd. | Thin film transistor and method for manufacturing the same |
| US6890839B2 (en) * | 2001-01-12 | 2005-05-10 | Ishikawajima-Harima Heavy Industries Co., Ltd. | Method and apparatus for laser annealing configurations of a beam |
| US20030132209A1 (en) * | 2001-01-12 | 2003-07-17 | Norihito Kawaguchi | Method and device for laser annealing |
| US6686978B2 (en) * | 2001-02-28 | 2004-02-03 | Sharp Laboratories Of America, Inc. | Method of forming an LCD with predominantly <100> polycrystalline silicon regions |
| US20030025134A1 (en) * | 2001-02-28 | 2003-02-06 | Apostolos Voutsas | Predominantly <100> polycrystalline silicon thin film transistor |
| US7087964B2 (en) * | 2001-02-28 | 2006-08-08 | Sharp Laboratories Of America, Inc. | Predominantly <100> polycrystalline silicon thin film transistor |
| US6635555B2 (en) * | 2001-02-28 | 2003-10-21 | Sharp Laboratories Of America, Inc. | Method of controlling crystallographic orientation in laser-annealed polycrystalline silicon films |
| US6664147B2 (en) | 2001-02-28 | 2003-12-16 | Sharp Laboratories Of America, Inc. | Method of forming thin film transistors on predominantly <100> polycrystalline silicon films |
| US20020118317A1 (en) * | 2001-02-28 | 2002-08-29 | Apostolos Voutsas | Method of forming an LCD with predominantly <100> polycrystalline silicon regions |
| CN100468765C (en) * | 2001-07-18 | 2009-03-11 | 株式会社液晶高新技术开发中心 | Thin film semiconductor device |
| US6503848B1 (en) | 2001-11-20 | 2003-01-07 | Taiwan Semiconductor Manufacturing Company | Method of forming a smooth polysilicon surface using a soft etch to enlarge the photo lithography window |
| US20050121676A1 (en) * | 2001-12-04 | 2005-06-09 | Fried David M. | FinFET SRAM cell using low mobility plane for cell stability and method for forming |
| US6967351B2 (en) | 2001-12-04 | 2005-11-22 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
| US20030102518A1 (en) * | 2001-12-04 | 2003-06-05 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
| US7087477B2 (en) | 2001-12-04 | 2006-08-08 | International Business Machines Corporation | FinFET SRAM cell using low mobility plane for cell stability and method for forming |
| US7144764B2 (en) | 2002-02-14 | 2006-12-05 | Renesas Technology Corp. | Method of manufacturing semiconductor device having trench isolation |
| US20030153136A1 (en) * | 2002-02-14 | 2003-08-14 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semicontor device having trench isolation |
| US20050037524A1 (en) * | 2002-02-14 | 2005-02-17 | Renesas Technology Corp. | Method of manufacturing semiconductor device having trench isolation |
| US6841400B2 (en) * | 2002-02-14 | 2005-01-11 | Renesas Technology Corp. | Method of manufacturing semiconductor device having trench isolation |
| US20060249756A1 (en) * | 2002-02-14 | 2006-11-09 | Renesas Technology Corp. | Method of manufacturing semiconductor device having trench isolation |
| US20040119100A1 (en) * | 2002-12-19 | 2004-06-24 | International Business Machines Corporation | Dense dual-plane devices |
| US6794718B2 (en) | 2002-12-19 | 2004-09-21 | International Business Machines Corporation | High mobility crystalline planes in double-gate CMOS technology |
| US20070105305A1 (en) * | 2003-03-17 | 2007-05-10 | Shuo Gu | Method to form large grain size polysilicon films by nuclei-induced solid phase crystallization |
| US6713371B1 (en) * | 2003-03-17 | 2004-03-30 | Matrix Semiconductor, Inc. | Large grain size polysilicon films formed by nuclei-induced solid phase crystallization |
| US7361578B2 (en) | 2003-03-17 | 2008-04-22 | Sandisk 3D Llc | Method to form large grain size polysilicon films by nuclei-induced solid phase crystallization |
| US20040266147A1 (en) * | 2003-06-30 | 2004-12-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film transistor and method for manufacturing a semiconductor device |
| US8119469B2 (en) * | 2003-06-30 | 2012-02-21 | Lg Display Co., Ltd. | Method of fabricating polycrystalline silicon thin film for improving crystallization characteristics and method of fabricating liquid crystal display device using the same |
| US20100129970A1 (en) * | 2003-06-30 | 2010-05-27 | Sang Hyun Kim | Method of fabricating polycrystalline silicon thin film for improving crystallization characteristics and method of fabricating liquid crystal display device using the same |
| US7348222B2 (en) | 2003-06-30 | 2008-03-25 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a thin film transistor and method for manufacturing a semiconductor device |
| US20050026401A1 (en) * | 2003-07-31 | 2005-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device, and laser irradiation apparatus |
| US20050023531A1 (en) * | 2003-07-31 | 2005-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
| US7358165B2 (en) | 2003-07-31 | 2008-04-15 | Semiconductor Energy Laboratory Co., Ltd | Semiconductor device and method for manufacturing semiconductor device |
| US7247527B2 (en) | 2003-07-31 | 2007-07-24 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device, and laser irradiation apparatus |
| US20050258470A1 (en) * | 2004-05-20 | 2005-11-24 | Bohumil Lojek | Gate stack of nanocrystal memory and method for forming same |
| US7098505B1 (en) | 2004-09-09 | 2006-08-29 | Actel Corporation | Memory device with multiple memory layers of local charge storage |
| US20070080425A1 (en) * | 2004-10-13 | 2007-04-12 | Atmel Corporation | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device |
| US7391081B2 (en) * | 2004-10-13 | 2008-06-24 | Atmel Corporation | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device |
| US20060076606A1 (en) * | 2004-10-13 | 2006-04-13 | Bohumil Lojek | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device |
| US7183180B2 (en) * | 2004-10-13 | 2007-02-27 | Atmel Corporation | Method for simultaneous fabrication of a nanocrystal and non-nanocrystal device |
| US20090026465A1 (en) * | 2006-04-17 | 2009-01-29 | Au Optronics Corp. | Polysilicon film having smooth surface and method of forming the same |
| US7902554B2 (en) * | 2006-04-17 | 2011-03-08 | Au Optronics Corp. | Polysilicon film having smooth surface and method of forming the same |
| US20070298594A1 (en) * | 2006-06-06 | 2007-12-27 | Ichiro Mizushima | Semiconductor device fabrication method |
| US20100112790A1 (en) * | 2007-04-18 | 2010-05-06 | Mitsubishi Electric Corproation | Method of manufacturing semiconductor thin film and semiconductor device |
| US8080450B2 (en) | 2007-04-18 | 2011-12-20 | Mitsubishi Electric Corporation | Method of manufacturing semiconductor thin film |
| CN108269732A (en) * | 2017-01-03 | 2018-07-10 | 联华电子股份有限公司 | The method for forming non-crystalline silicon multilayered structure |
| US10312080B2 (en) * | 2017-01-03 | 2019-06-04 | United Microelectronics Corp. | Method for forming amorphous silicon multuple layer structure |
| CN108269732B (en) * | 2017-01-03 | 2020-08-11 | 联华电子股份有限公司 | Method for forming amorphous silicon multilayer structure |
Also Published As
| Publication number | Publication date |
|---|---|
| US20030143375A1 (en) | 2003-07-31 |
| US6548830B1 (en) | 2003-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6190949B1 (en) | Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof | |
| JP4538693B2 (en) | Memory device and manufacturing method thereof | |
| US6235614B1 (en) | Methods of crystallizing amorphous silicon layer and fabricating thin film transistor using the same | |
| TW303526B (en) | ||
| US5946562A (en) | Polysilicon thin film transistors with laser-induced solid phase crystallized polysilicon channel | |
| JP4026191B2 (en) | Method for forming silicon single crystal particles and method for manufacturing flash memory cell | |
| KR100285796B1 (en) | Semiconductor device manufacturing method and semiconductor device | |
| US6410412B1 (en) | Methods for fabricating memory devices | |
| KR20030069779A (en) | Thin film transistor and method for manufacturing thereof | |
| Lin et al. | High-performance low-temperature poly-Si TFTs crystallized by excimer laser irradiation with recessed-channel structure | |
| Hara et al. | Selective single-crystalline-silicon growth at the pre-defined active regions of TFTs on a glass by a scanning CW laser irradiation | |
| KR100915073B1 (en) | Method for crystallizing semiconductor film and semiconductor film crystallized by the method | |
| JPH1041244A (en) | Laser treating apparatus and manufacturing method of semiconductor device | |
| JP4059299B2 (en) | Silicon thin film, silicon single crystal particle group, semiconductor device, and flash memory cell | |
| EP0558075B1 (en) | Method for fabricating a polysilicon thin film transistor | |
| JP3203746B2 (en) | Semiconductor crystal growth method | |
| KR20070040128A (en) | Thin film transistor and fabrication method thereof | |
| KR100304123B1 (en) | A method of fabricating thin film transistor using trench structure and capping layer | |
| Buchner et al. | Laser recrystallization of polysilicon for improved device quality | |
| Park et al. | High performance LTPS TFT with very large grains produced by sequential lateral crystallization | |
| JPH1055959A (en) | Method and apparatus for manufacturing thin film, and thin film transistor | |
| WO2009125509A1 (en) | Crystalline semiconductor stripe transistor and method for fabricating thereof | |
| JP4271453B2 (en) | Semiconductor crystallization method and thin film transistor manufacturing method | |
| Ishihara et al. | Location-control of large grains by μ-czochralski (grain filter) process and its application to single-crystalline silicon thin-film transistors | |
| KR100293263B1 (en) | Manufacturing Method of Thin Film Transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOGUCHI, TAKASHI;KANAYA, YASUHIRO;KUNII, MASAFUMI;AND OTHERS;REEL/FRAME:008875/0834;SIGNING DATES FROM 19971126 TO 19971201 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| FPAY | Fee payment |
Year of fee payment: 12 |
|
| AS | Assignment |
Owner name: JAPAN DISPLAY WEST INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SONY CORPORATION;REEL/FRAME:031377/0803 Effective date: 20130325 |