US20170025499A1 - Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates - Google Patents
Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates Download PDFInfo
- Publication number
- US20170025499A1 US20170025499A1 US15/287,621 US201615287621A US2017025499A1 US 20170025499 A1 US20170025499 A1 US 20170025499A1 US 201615287621 A US201615287621 A US 201615287621A US 2017025499 A1 US2017025499 A1 US 2017025499A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- disposed
- gate electrode
- channel region
- germanium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 242
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 title claims abstract description 121
- 229910052732 germanium Inorganic materials 0.000 title claims abstract description 120
- 239000000758 substrate Substances 0.000 title claims abstract description 74
- 239000000463 material Substances 0.000 claims abstract description 43
- 239000002070 nanowire Substances 0.000 claims description 62
- 125000006850 spacer group Chemical group 0.000 claims description 44
- 238000002955 isolation Methods 0.000 claims description 34
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 239000010410 layer Substances 0.000 description 130
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 60
- 229910052710 silicon Inorganic materials 0.000 description 59
- 239000010703 silicon Substances 0.000 description 59
- 238000000034 method Methods 0.000 description 34
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 27
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 238000004891 communication Methods 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 14
- 229910052581 Si3N4 Inorganic materials 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 13
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 11
- 238000013459 approach Methods 0.000 description 10
- 238000007254 oxidation reaction Methods 0.000 description 10
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 9
- 230000003647 oxidation Effects 0.000 description 9
- 238000012545 processing Methods 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 8
- 241000293849 Cordylanthus Species 0.000 description 6
- 230000008021 deposition Effects 0.000 description 5
- 239000012212 insulator Substances 0.000 description 5
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- -1 but not limited to Substances 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 229910052735 hafnium Inorganic materials 0.000 description 3
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 229910020750 SixGey Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium dioxide Chemical compound O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 2
- 230000003116 impacting effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000010405 reoxidation reaction Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- 229910000951 Aluminide Inorganic materials 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- FTWRSWRBSVXQPI-UHFFFAOYSA-N alumanylidynearsane;gallanylidynearsane Chemical compound [As]#[Al].[As]#[Ga] FTWRSWRBSVXQPI-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052454 barium strontium titanate Inorganic materials 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000009833 condensation Methods 0.000 description 1
- 230000005494 condensation Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-M hydroxide Chemical compound [OH-] XLYOFNOQVPJJNP-UHFFFAOYSA-M 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 150000001247 metal acetylides Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000002074 nanoribbon Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 239000011669 selenium Substances 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- 229910052717 sulfur Inorganic materials 0.000 description 1
- 239000011593 sulfur Substances 0.000 description 1
- 239000003826 tablet Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0676—Nanowires or nanotubes oriented perpendicular or at an angle to a substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L2029/7858—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET having contacts specially adapted to the FinFET geometry, e.g. wrap-around contacts
Definitions
- Embodiments of the invention are in the field of semiconductor devices and, in particular, three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates.
- tri-gate transistors In the manufacture of integrated circuit devices, multi-gate transistors, such as tri-gate transistors, have become more prevalent as device dimensions continue to scale down.
- tri-gate transistors In conventional processes, tri-gate transistors are generally fabricated on either bulk silicon substrates or silicon-on-insulator substrates. In some instances, bulk silicon substrates are preferred due to their lower cost and because they enable a less complicated tri-gate fabrication process. In other instances, silicon-on-insulator substrates are preferred because of the improved short-channel behavior of tri-gate transistors.
- Silicon-on-insulator substrates formed either by global isolation or local isolation, may also be used to fabricate gate-all-around devices. Many different techniques have been attempted to fabricate such three-dimensional isolated channel devices. However, significant improvements are still needed in the area of isolation formation for such semiconductor devices.
- FIGS. 1A-1K illustrate cross-sectional views of various operations in a method of fabricating a semiconductor device, in accordance with an embodiment of the present invention.
- FIGS. 2A-2K illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention.
- FIGS. 3A-3G illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention.
- FIG. 4A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.
- FIG. 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of FIG. 4A , as taken along the a-a′ axis, in accordance with an embodiment of the present invention.
- FIG. 4C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure of FIG. 4A , as taken along the b-b′ axis, in accordance with an embodiment of the present invention.
- FIG. 5 illustrates a computing device in accordance with one implementation of an embodiment of the invention.
- One or more embodiments of the present invention are directed to the integration of silicon germanium (SiGe) or germanium (Ge) three-dimensional body structures (e.g., FINs) on isolated substrates.
- silicon germanium (SiGe) or germanium (Ge) three-dimensional body structures e.g., FINs
- three-dimensional germanium-containing semiconductor bodies may be fabricated above, but isolated from, an underlying bulk substrate by using a silicon-on-insulator (SOI) or an under-fin-oxidation (UFO) approach.
- SOI silicon-on-insulator
- UFO under-fin-oxidation
- the germanium-containing semiconductor bodies may be essentially entirely composed of germanium, or may be substantially composed of germanium.
- a germanium-containing semiconductor body is composed of at least 50% germanium, such as in Si x Ge y (y>0.5), and possibly greater than 70% germanium.
- the germanium-containing semiconductor body is composed of at least 98% germanium.
- Process flows described herein may be applicable to tri-Gate and FIN-FET transistors for, e.g., 14 nanometer node and smaller device generations.
- One or more embodiments involve deposition of a SiGe or Ge FIN (e.g., a germanium-containing FIN) on a silicon (Si) buffer or release layer and selectively removing the Si buffer or release layer in subsequent processing to enable fabrication of a SiGe or Ge FIN gate-all-around or contact-all-around structure or device.
- An additional Si buffer may also be deposited on the top of the FIN as well if needed to act a protective top layer and, subsequently, may be selectively removed. Not all portions of the Si release or buffer layer are necessarily removed from underneath the germanium-containing semiconductor body, e.g., portions may remain under gate spacers.
- one or more embodiments are directed at fabricating SiGe or Ge material channels in a FIN structure. It may be advantageous to have a SiGe or Ge FIN on an SiO 2 substrate in order for taking advantage of fully undoped channels (e.g., with no subFIN leakage) and minimized gate induced drain leakage (GIDL) or junction leakage.
- SiGe or Ge may not be grown epitaxially on SiO 2 (e.g., to form an SOI-like substrate).
- under fin oxidation approaches may have to be performed with care taken to avoid having a formed oxide coming in contact with the SiGe or Ge. Such contact may otherwise induce SiGe condensation (e.g., Ge % non-uniformity), the generation of GeO 2 or GeO, both very poor oxides with respect to transistor performance.
- Embodiments described herein can involve deposition of SiGe or Ge over a Si buffer layer (if from an SOI substrate) or over an Si wafer (if EPI substrate+UFO) and subsequent removal of the Si layer with a selective Si etch process.
- Such approaches enable the opportunity to fabricate gate-all-around FIN structures in the gate and/or a contact-all-around structure in the source and drain regions (S/D).
- FIGS. 3A-3G describe below, an intervening insulating layer has already been formed prior to formation of a germanium-containing semiconductor body layer.
- an intervening insulating layer is formed subsequent to germanium-containing semiconductor body formation.
- one or more embodiments of the present invention are directed to a plurality of semiconductor devices having three-dimensional germanium-containing bodies or active regions (e.g., FINs) formed above a bulk substrate, such as a bulk single crystalline silicon substrate.
- One or more of the plurality of devices is subjected to an under fin oxidation (UFO, described in greater detail below) process to isolate, or at least restrict, the device from the underlying bulk substrate.
- UFO under fin oxidation
- one or more embodiments include fabrication processes using a selective (versus global) UFO process to provide selective substrate isolation for targeted devices.
- other embodiments are directed to a plurality of semiconductor devices having three-dimensional germanium-containing bodies or active regions formed on a globally insulating substrate.
- a gate electrode is fabricated following release of a portion of a germanium-containing semiconductor body layer, enabling formation of, e.g., gate-all-around semiconductor devices.
- FIGS. 1A-1K illustrate cross-sectional views of various operations in a method of fabricating a three-dimensional germanium-containing semiconductor device, in accordance with an embodiment of the present invention.
- a starting semiconductor structure 100 includes germanium-containing semiconductor bodies 106 , such as germanium (Ge) or silicon germanium (SiGe) fins, disposed on a semiconductor substrate 102 , such as a bulk silicon substrate.
- a hardmask layer 110 such as a silicon nitride hardmask layer, is disposed on the germanium-containing semiconductor bodies 106 .
- Spacers 112 such as silicon nitride spacers are formed along the sidewalls of the germanium-containing semiconductor bodies 106 , as depicted in FIG. 1B , e.g., by conformal layer deposition and etch back.
- exposed portions of the substrate 102 are removed to provide semiconductor pedestals 120 underneath the semiconductor bodies 106 .
- the silicon semiconductor pedestals 120 may be formed selectively without impacting the germanium-containing semiconductor bodies 106 .
- the semiconductor pedestals 120 are then oxidized to form isolation pedestals 122 with bird's beak portions 123 , as depicted in FIG.
- Oxidation may also occur in the top portion of the remaining substrate 102 , as is also depicted in FIG. 1D .
- Oxidation at the upper portion of the semiconductor pedestals 120 is incomplete (e.g., resulting in bird's beak portions 123 ), leaving silicon release layer 105 .
- the spacers and hardmask are removed to leave isolation pedestals 122 / 123 , silicon release layer 105 , and germanium-containing semiconductor bodies 106 remaining.
- a dielectric pattern 130 may be formed to surround the semiconductor body 106 , silicon release layer 105 , and isolation pedestal 122 / 123 , as depicted in FIG. 1F , e.g., an inter-layer dielectric (ILD) pattern.
- the bird's beak portions 123 of the isolation pedestal 122 are then removed, as depicted in FIG. 1G , e.g., by using an HF solution to remove the oxide. It is to be understood that a portion of the remaining isolation pedestal 122 may also be eroded. Referring to FIG.
- portions of the silicon release layer 105 are selectively removed to provide an entirely exposed portion 132 of the germanium-containing semiconductor body 106 above isolation pedestal 122 .
- the portion of the silicon release layer 105 under the channel region of the germanium-containing semiconductor body 106 is removed, e.g., to ultimately enable formation of a gate-all-around structure.
- the portions of the silicon release layer 105 under the source/drain regions of the germanium-containing semiconductor body 106 are removed, e.g., to ultimately enable formation of a contact-all-around structure.
- the portion of the silicon release layer 105 under the channel region of the germanium-containing semiconductor body 106 is removed and the portions of the silicon release layer 105 under the source/drain regions of the germanium-containing semiconductor body 106 are removed, e.g., to ultimately enable formation of a gate-all-around and a contact-all-around structure.
- a gate stack 140 is formed within the structure of FIG. 1H to provide a gate-all-around structure 140 , as depicted in FIG. 1I .
- the gate stack 140 includes a gate dielectric layer 142 and a gate electrode 144 material surrounding the channel region 132 of the germanium-containing semiconductor body 106 .
- the portions of the silicon release layer 105 under the source and drain regions 160 are removed to enable ultimate formation of a contact-all-around structure.
- the gate stack 140 in the case that the gate stack 140 is not permanent, the gate stack may be replaced with a permanent gate stack 170 , such as a high-k and metal gate stack.
- FIGS. 1F-1J different combinations of the operations shown in FIGS. 1F-1J may be selected for processing.
- the source and drain regions of the germanium-containing semiconductor body 106 may be replaced with epitaxial regions.
- the portions of the silicon release layer 105 under regions 160 need not be removed.
- artifacts from processing may remain.
- regions 105 A of the silicon release layer 105 may remain underneath gate electrode spacers 165 .
- FIGS. 1A-1K illustrate an exemplary process flow in which a sacrificial silicon layer is used only at the bottom of a germanium-containing fin structure.
- FIGS. 1A-1K illustrate an exemplary process flow in which a sacrificial silicon layer is used only at the bottom of a germanium-containing fin structure.
- 1J and 1K represent a comparison between the FIN cut ( 1 J) and poly cut ( 1 K) cross-sectional views, with the former showing the Si layer remaining under the spacer and the possibility to create a trench contact wrap around structure in the source and drain area to reduce external resistance.
- the exposed portions of the semiconductor pedestals 120 are oxidized to form the isolation pedestals 122 by “under fin oxidation” (UFO).
- UFO under fin oxidation
- the use of spacers may be required if a same or like material is being oxidized, and may even be included if non-like materials are used.
- an oxidizing atmosphere or an adjacent oxidizing material may be used for UFO.
- oxygen implant is used.
- a portion of a material is recessed prior to UFO which may reduce the extent of so-called birds-beak formation during oxidation.
- the oxidation may be performed directly, by recessing first, or by oxygen implant, or a combination thereof.
- a material at the bottom of the fin e.g., a material that has been previously deposited on the silicon wafer before an additional fin material deposition, such as silicon germanium on a silicon substrate
- a dielectric material such as silicon dioxide or silicon nitride.
- the location where reoxidation or material replacement is performed can vary.
- the reoxidation or material removal is carried out post gate etch, post spacer etch, at an undercut location, at a replacement gate operation, or at a through contact operation, or a combination thereof.
- a portion of the silicon release layer 105 is etched selectively with a wet etch that selectively removes the silicon release layer 105 portion while not etching the germanium-containing body 106 .
- Etch chemistries such as aqueous hydroxide chemistries, including ammonium hydroxide and potassium hydroxide, for example, may be utilized to selectively etch the silicon.
- a silicon layer may be removed from a silicon germanium or germanium fin-type structure.
- gate stack structures may be fabricated by a replacement gate process.
- dummy gate material such as polysilicon or silicon nitride pillar material, may be removed and replaced with permanent gate electrode material.
- a permanent gate dielectric layer is also formed in this process, as opposed to being carried through from earlier processing.
- dummy gates are removed by a dry etch or wet etch process.
- dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a dry etch process comprising SF 6 .
- dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a wet etch process comprising aqueous NH 4 OH or tetramethylammonium hydroxide. In one embodiment, dummy gates are composed of silicon nitride and are removed with a wet etch including aqueous phosphoric acid.
- FIGS. 2A-2K illustrate cross-sectional views of various operations in a method of fabricating a three-dimensional germanium-containing semiconductor device, in accordance with an embodiment of the present invention.
- a starting semiconductor structure 200 includes germanium-containing semiconductor bodies 206 , such as germanium (Ge) or silicon germanium (SiGe) fins, disposed on a semiconductor substrate 202 , such as a bulk silicon substrate.
- a top semiconductor release layer 205 B such as a top silicon release layer, is disposed on the germanium-containing semiconductor bodies 206 .
- a hardmask layer 210 such as a silicon nitride hardmask layer, is disposed on the top semiconductor release layer 205 B.
- Spacers 212 such as silicon nitride spacers are formed along the sidewalls of the germanium-containing semiconductor bodies 206 , as depicted in FIG. 2B , e.g., by conformal layer deposition and etch back. Referring to FIG. 2C , exposed portions of the substrate 202 are removed to provide semiconductor pedestals 220 underneath the semiconductor bodies 206 .
- the silicon semiconductor pedestals 220 may be formed selectively without impacting the germanium-containing semiconductor bodies 206 .
- the semiconductor pedestals 220 are then oxidized to form isolation pedestals 222 with bird's beak portions 223 , as depicted in FIG. 2D . Oxidation may also occur in the top portion of the remaining substrate 202 , as is also depicted in FIG. 2D .
- Oxidation at the upper portion of the semiconductor pedestals 220 is incomplete (e.g., resulting in bird's beak portions 223 ), leaving bottom silicon release layer 205 A. Referring to FIG.
- isolation pedestals 222 / 223 the spacers and hardmask are removed to leave isolation pedestals 222 / 223 , bottom silicon release layer 205 A, top silicon release layer 205 B, and germanium-containing semiconductor bodies 206 remaining. Focusing the remainder of the description on only one germanium-containing semiconductor body 206 , a dielectric pattern 230 may be formed to surround the semiconductor body 206 , silicon release layers 205 A and 205 B, and isolation pedestal 222 / 223 , as depicted in FIG. 2F , e.g., an inter-layer dielectric (ILD) pattern.
- ILD inter-layer dielectric
- the bird's beak portions 223 of the isolation pedestal 222 are then removed, as depicted in FIG. 2G , e.g., by using an HF solution to remove the oxide.
- portions of the silicon release layers 205 A and 205 B are selectively removed to provide an entirely exposed portion 232 of the germanium-containing semiconductor body 206 above isolation pedestal 222 .
- the portions of the silicon release layers 205 A and 205 B under and above the channel region of the germanium-containing semiconductor body 206 are removed, e.g., to ultimately enable formation of a gate-all-around structure.
- the portions of the silicon release layers 205 A and 205 B under and above the source/drain regions of the germanium-containing semiconductor body 206 are removed, e.g., to ultimately enable formation of a contact-all-around structure.
- the portions of the silicon release layers 205 A and 205 B under and above the channel region of the germanium-containing semiconductor body 206 are removed and the portions of the silicon release layers 205 A and 205 B under and above the source/drain regions of the germanium-containing semiconductor body 206 are removed, e.g., to ultimately enable formation of a gate-all-around and a contact-all-around structure.
- a gate stack 240 is formed within the structure of FIG. 2H to provide a gate-all-around structure 240 , as depicted in FIG. 2I .
- the gate stack 240 includes a gate dielectric layer 242 and a gate electrode 244 material surrounding the channel region 232 of the germanium-containing semiconductor body 206 .
- the portions of the silicon release layers 205 A and 205 B under and above the source and drain regions 260 are removed to enable ultimate formation of a contact-all-around structure.
- the gate stack may be replaced with a permanent gate stack 270 , such as a high-k and metal gate stack.
- FIGS. 2F-2K different combinations of the operations shown in FIGS. 2F-2K may be selected for processing.
- the source and drain regions of the germanium-containing semiconductor body 206 may be replaced with epitaxial regions.
- the portions of the silicon release layers 205 A and 205 B under and above regions 260 need not be removed.
- artifacts from processing may remain.
- regions 205 A′ and 205 B′ of the silicon release layers 205 A and 205 B may remain underneath regions of gate electrode spacers 265 .
- FIGS. 2J and 2K represent a comparison between the FIN cut ( 2 J) and poly cut ( 2 K) cross-sectional views, with the former showing the Si layer remaining under the spacer and the possibility to create a trench contact wrap around structure in the source and drain area to reduce external resistance.
- FIGS. 3A-3G illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention.
- a starting semiconductor structure 300 includes germanium-containing semiconductor bodies 306 , such as silicon germanium or germanium fins, disposed on a semiconductor release layer 305 , such as a silicon release layer.
- the silicon release layer 305 is disposed on an insulating layer 304 , such as a buried SiO 2 layer of a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- the insulating layer 304 is disposed on a substrate 302 , such as a silicon substrate.
- a hardmask layer 310 such as a silicon nitride hardmask layer, is disposed on the germanium-containing semiconductor bodies 306 .
- the silicon release layer 305 is patterned to expose insulating layer 304 , as depicted in FIG. 3B , e.g., by a dry etch process. Focusing the remainder of the description on only one germanium-containing semiconductor body 306 , the hardmask 310 is removed and a dielectric pattern 330 is formed to surround the germanium-containing semiconductor body 306 and silicon release layer 305 , as depicted in FIG. 3C , e.g., an inter-layer dielectric (ILD) pattern.
- ILD inter-layer dielectric
- source and drain replacement and/or a replacement gate process may also be performed at, prior to or after, this stage.
- the silicon release layer 305 (and top silicon release layer if present, such as described in association with FIGS. 2A-2K ) is removed.
- a gate dielectric layer 342 and metal gate electrode 344 may be formed, as depicted in FIG. 3E .
- FIGS. 3F and 3G (latter is repeat of FIG. 3E ), respectively, a comparison between the FIN cut 380 and poly cut 390 views is provided. In the former view, the possibility to fabricate a trench contact wrap-around is available in the source and drain (S/D) regions.
- Other features may be as described above in association with FIGS. 1J / 1 K and 2 J/ 2 K.
- FIG. 4A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.
- FIG. 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of FIG. 4A , as taken along the a-a′ axis.
- FIG. 4C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure of FIG. 4A , as taken along the b-b′ axis.
- a semiconductor device 400 includes one or more vertically stacked nanowires ( 404 set) disposed above a substrate 402 .
- Embodiments herein are targeted at both single wire devices and multiple wire devices.
- a three nanowire-based devices having nanowires 404 A, 404 B and 404 C is shown for illustrative purposes.
- nanowire 404 A is used as an example where description is focused on only one of the nanowires. It is to be understood that where attributes of one nanowire are described, embodiments based on a plurality of nanowires may have the same attributes for each of the nanowires.
- Each of the nanowires 404 includes a germanium-containing channel region 406 disposed in the nanowire.
- the germanium-containing channel region 406 has a length (L).
- the germanium-containing channel region also has a perimeter orthogonal to the length (L).
- a gate electrode stack 408 surrounds the entire perimeter of each of the germanium-containing channel regions 406 of nanowires 404 C and 404 B.
- a semiconductor release layer 490 portion (described in greater detail above) is not present under the germanium-containing channel region 406 of nanowire 404 A, and the device 400 is thus a gate-all-around device with respect to the first nanowire 404 A.
- the semiconductor release layer 490 portion is present under the germanium-containing channel region 406 of nanowire 404 A, and the device 400 is thus not a gate-all-around device with respect to the first nanowire 404 A.
- the gate electrode stack 408 includes a gate electrode along with a gate dielectric layer disposed between the germanium-containing channel region 406 and the gate electrode (not shown).
- each of the nanowires 404 also includes source and drain regions 410 and 412 , possibly germanium-containing source and drain regions, disposed in the nanowire on either side of the germanium-containing channel region 406 .
- a pair of contacts 414 is disposed over the source/drain regions 410 / 412 .
- the pair of contacts 414 is disposed over the source/drain regions 410 / 412 .
- a semiconductor release layer 490 portion (described in greater detail above) is not present under the source or drain region 410 or 412 of nanowire 404 A, and the device 400 is thus a contact-all-around device with respect to the first nanowire 404 A.
- the semiconductor release layer 490 portion is present under the source or drain region 410 or 412 of nanowire 404 A, and the device 400 is thus not a contact-all-around device with respect to the first nanowire 404 A.
- the semiconductor device 400 further includes a pair of spacers 416 .
- the spacers 416 are disposed between the gate electrode stack 408 and the pair of contacts 414 .
- the germanium-containing channel regions and the source/drain regions are, in at least several embodiments, made to be discrete. However, not all regions of the nanowires 404 need be, or even can be made to be discrete. For example, referring to FIG. 4C , nanowires 404 A- 404 C are not discrete at the location under spacers 416 .
- the stack of nanowires 404 A- 404 C have intervening semiconductor material 418 there between, such as silicon intervening between silicon germanium or germanium nanowires, or vice versa.
- the bottom nanowire 404 A is still in contact with a semiconductor release layer 490 portion.
- a portion of the plurality of vertically stacked nanowires under one or both of the spacers is non-discrete.
- the semiconductor release layer 490 may be a layer (or remnants thereof) such as the release layer 105 / 205 / 305 described above.
- the semiconductor release layer 490 is composed of silicon and the overlying nanowire 404 A is composed of silicon germanium or germanium.
- portions of the semiconductor release layer 490 are removed under the germanium-containing channel region of nanowire 404 A and a gate-all-around structure may be formed.
- portions of the semiconductor release layer 490 are removed under the source and drain regions of nanowire 404 A and a contact-all-around structure may be formed.
- portions of the semiconductor release layer 490 are removed under the channel and the source and drain regions of nanowire 404 A and both a gate-all-around structure and a contact-all-around structure may be formed.
- the one or more nanowires 404 A- 404 C of the semiconductor device 400 are uniaxially strained nanowires.
- a semiconductor device may be fabricated from a single uniaxially strained nanowire (e.g., 404 A) or from a plurality of vertically stacked uniaxially strained nanowires ( 404 A- 404 C), as depicted in FIG. 4A .
- the uniaxially strained nanowire or plurality of nanowires may be uniaxially strained with tensile strain or with compressive strain.
- a compressively uniaxially strained nanowire has a channel region composed of silicon germanium (Si x Ge y , where 0 ⁇ x ⁇ 100, and 0 ⁇ y ⁇ 100) or germanium.
- a PMOS semiconductor device is fabricated from a nanowire having the uniaxial compressive strain.
- the semiconductor device 400 further includes a dielectric layer 430 disposed between a bulk substrate 402 and the nanowires 404 A- 404 C.
- the dielectric layer 430 is effectively continuous across a substrate 402 and is a global insulating layer.
- the dielectric layer 430 is composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride.
- the nanowires 404 A- 404 C are isolated from a bulk substrate 402 by an isolation pedestal, e.g., they are locally isolated.
- the isolation pedestal may be composed of a material suitable to electrically isolate at least a portion, if not all, of the nanowire 404 A from the bulk substrate 402 .
- the isolation pedestal is composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride.
- the isolation pedestal is composed of an oxide of the semiconductor material of the bulk substrate 402 .
- the term “isolation pedestal” is used to covey a discrete isolation structure formed at a given time, e.g., a discrete structure formed only under a channel region, or a pair of discrete structures formed only under a pair of source and drain regions, or a discrete structure formed under a channel region as well as under a pair of source and drain regions.
- the term “isolation pedestal” is used to covey a combination of isolation structures formed at different times, e.g., a discrete structure formed under a channel region in combination with a pair of discrete structures formed, at a different time, under a pair of source and drain regions.
- Bulk substrate 402 may be composed of a semiconductor material that can withstand a manufacturing process.
- bulk substrate 402 is composed of a crystalline silicon, silicon/germanium or germanium layer doped with a charge carrier, such as but not limited to phosphorus, arsenic, boron or a combination thereof.
- the concentration of silicon atoms in bulk substrate 402 is greater than 97%.
- bulk substrate 402 is composed of an epitaxial layer grown atop a distinct crystalline substrate, e.g. a silicon epitaxial layer grown atop a boron-doped bulk silicon mono-crystalline substrate.
- Bulk substrate 402 may alternatively be composed of a group III-V material.
- bulk substrate 402 is composed of a III-V material such as, but not limited to, gallium nitride, gallium phosphide, gallium arsenide, indium phosphide, indium antimonide, indium gallium arsenide, aluminum gallium arsenide, indium gallium phosphide, or a combination thereof.
- bulk substrate 402 is composed of a III-V material and the charge-carrier dopant impurity atoms are ones such as, but not limited to, carbon, silicon, germanium, oxygen, sulfur, selenium or tellurium.
- bulk substrate 402 is undoped or only lightly doped.
- the gate electrode of gate electrode stack 408 is composed of a metal gate and the gate dielectric layer is composed of a high-K material.
- the gate dielectric layer is composed of a material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof.
- a portion of gate dielectric layer may include a layer of native oxide formed from the outer few layers of the semiconductor nanowires 404 A- 404 C.
- the gate dielectric layer is composed of a top high-k portion and a lower portion composed of an oxide of a semiconductor material.
- the gate dielectric layer is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride.
- the gate electrode is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides.
- the gate electrode is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.
- the contacts 416 are, in an embodiment, fabricated from a metal species.
- the metal species may be a pure metal, such as nickel or cobalt, or may be an alloy such as a metal-metal alloy or a metal-semiconductor alloy (e.g., such as a silicide material).
- spacers 416 are composed of an insulative dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride.
- Semiconductor device 400 may be any semiconductor device incorporating a gate, one or more channel regions and one or more pairs of source/drain regions.
- semiconductor device 400 is one such as, but not limited to, a MOS-FET, a memory transistor, or a Microelectromechanical System (MEMS).
- MEMS Microelectromechanical System
- semiconductor device 400 is a three-dimensional MOS-FET and is a stand-alone device or is one device in a plurality of nested devices.
- both N- and P-channel transistors may be fabricated on a single substrate to form a CMOS integrated circuit.
- CMOS architecture may also be formed to include both NMOS and PMOS channel devices disposed on or above the same substrate.
- a plurality of such NMOS devices may be fabricated to have different semiconductor body heights and/or may be isolated from or coupled to an underlying bulk substrate.
- a plurality of such PMOS devices may be fabricated to have different semiconductor body heights and/or may be isolated from or coupled to an underlying bulk substrate.
- additional processing not shown may include processing operations such as back-end interconnect formation and semiconductor die packaging.
- a CMOS architecture may also be formed to include both NMOS and PMOS nanowire-based devices disposed on or above the same substrate.
- Nanowire/nanoribbon structure may be formed by selective etching of sacrificial layers from multilayer epitaxial stacks. The epitaxial layers may be used as a channel or may be selectively removed to form a gap for all-around gate structure.
- the isolation layer under epitaxial wires may provide electrical isolation and form a bottom gap for all-around gate.
- the simplest CMOS integration scheme employs N/P MOS channels fabricated with the same material. The process is simpler to fabricate in that it employs a single selective etch. However, strain technology may be required to boost device performance.
- the unique features of a starting material stack are exploited to integrate different NMOS and PMOS channel materials which are optimized for higher mobility.
- a sacrificial layer of an NMOS device is used as a PMOS channel and a sacrificial layer of a PMOS device is used as an NMOS channel. Since the sacrificial layer may be removed during processing, independent choice of channel materials and optimization is made possible.
- one or more embodiments described herein can be implemented improve performance on, e.g., 14 nanometer and smaller node products and reduce standby leakage. Standby leakage reduction may be particularly important for system-on-chip (SOC) products with extremely stringent standby power requirements.
- SOC system-on-chip
- other or the same embodiments may take advantage of higher mobility properties of channel material engineering using SiGe or Ge a hole carrier channel material.
- the gate-all-around and/or contact-all-around structures are expected to improve short channel performance and transistor contact resistance.
- One or more embodiments of the present invention are directed at improving the channel mobility for PMOS transistors. Mobility may be improved using a germanium-containing semiconductor material, e.g., in the channel region. Thus, one or more approaches described herein provide the appropriate high mobility material in the channel regions for PMOS transistors. In an embodiment, germanium-containing PMOS gate-all-around devices are provided.
- FIG. 5 illustrates a computing device 500 in accordance with one implementation of the invention.
- the computing device 500 houses a board 502 .
- the board 502 may include a number of components, including but not limited to a processor 504 and at least one communication chip 506 .
- the processor 504 is physically and electrically coupled to the board 502 .
- the at least one communication chip 506 is also physically and electrically coupled to the board 502 .
- the communication chip 506 is part of the processor 504 .
- computing device 500 may include other components that may or may not be physically and electrically coupled to the board 502 .
- these other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- flash memory e.g., a graphics processor, a digital signal processor, a crypto processor, a chipset, an
- the communication chip 506 enables wireless communications for the transfer of data to and from the computing device 500 .
- wireless and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 506 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing device 500 may include a plurality of communication chips 506 .
- a first communication chip 506 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 506 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 504 of the computing device 500 includes an integrated circuit die packaged within the processor 504 .
- the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- the term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 506 also includes an integrated circuit die packaged within the communication chip 506 .
- the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- another component housed within the computing device 500 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.
- the computing device 500 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the computing device 500 may be any other electronic device that processes data.
- embodiments of the present invention include three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates.
- a semiconductor device in an embodiment, includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is under the source/drain regions but not under the channel region. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body.
- a gate electrode stack surrounds the channel region with a portion disposed on the insulating structure and laterally adjacent to the semiconductor release layer.
- the insulating structure includes a global insulating layer.
- the insulating structure includes one or more isolation pedestals.
- the semiconductor release layer is composed essentially entirely of silicon, and the three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- the semiconductor structure further includes a pair of insulating spacers.
- One spacer is disposed between the gate electrode and the source region.
- the other spacer is disposed between the gate electrode and the drain region.
- the semiconductor release layer extends underneath each of the pair of spacers.
- the semiconductor structure further includes a pair of conducting contacts.
- One contact is disposed on and partially surrounds the source region.
- the other contact is disposed on and partially surrounds the drain region.
- the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body.
- the gate electrode stack surrounds a channel region of each of the one or more nanowires.
- the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- a semiconductor device in an embodiment, includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is under the channel region but not under the source/drain regions. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body. A gate electrode stack partially surrounds the channel region. A pair of conducting contacts is included. One contact is disposed on and surrounds the source region. The other contact is disposed on and surrounds the drain region. A portion of each of the pair of contacts is disposed on the insulating structure and laterally adjacent to the semiconductor release layer.
- the insulating structure includes a global insulating layer.
- the insulating structure includes one or more isolation pedestals.
- the semiconductor release layer is composed essentially of silicon.
- the three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- the semiconductor structure further includes a pair of insulating spacers.
- One spacer is disposed between the gate electrode and the source region.
- the other spacer is disposed between the gate electrode and the drain region.
- the semiconductor release layer extends underneath each of the pair of spacers.
- the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body.
- the gate electrode stack surrounds a channel region of each of the one or more nanowires.
- the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- a semiconductor device in an embodiment, includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is not under the channel region and not under the source/drain regions. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body.
- a gate electrode stack surrounds the channel region with a portion disposed on the insulating structure. A pair of conducting contacts is included. One contact is disposed on and surrounds the source region. The other contact is disposed on and surrounds the drain region.
- a portion of each of the pair of contacts is disposed on the insulating structure.
- a pair of insulating spacers is included. One spacer is disposed between the gate electrode and the source region. The other spacer is disposed between the gate electrode and the drain region.
- the semiconductor release layer is disposed underneath each of the pair of spacers and laterally adjacent to a portion of the gate electrode stack and a portion of each of the conducting contacts.
- the insulating structure includes a global insulating layer.
- the insulating structure includes one or more isolation pedestals.
- the semiconductor release layer is composed essentially of silicon.
- the three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body.
- the gate electrode stack surrounds a channel region of each of the one or more nanowires.
- the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- a method of fabricating a semiconductor device includes forming a three-dimensional germanium-containing semiconductor structure on semiconductor release layer disposed above a semiconductor substrate.
- the semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing semiconductor structure.
- the method also includes insulating the three-dimensional germanium-containing semiconductor structure from the semiconductor substrate.
- the method also includes, subsequently, removing a portion of the semiconductor release layer.
- the method also includes forming a gate electrode stack at least partially surrounding a channel region of the three-dimensional germanium-containing semiconductor structure.
- the method also includes forming a pair of conducting contacts, one contact at least partially surrounding a source region of the three-dimensional germanium-containing semiconductor structure, and the other contact at least partially surrounding a drain region of the three-dimensional germanium-containing semiconductor structure.
- insulating the three-dimensional germanium-containing semiconductor structure includes providing a global insulating layer on the semiconductor substrate.
- insulating the three-dimensional germanium-containing semiconductor structure includes forming one or more isolation pedestals.
- forming the gate electrode stack includes using a replacement gate process.
- removing the portion of the semiconductor release layer includes removing a portion between the channel region and the semiconductor substrate, and the gate electrode stack surrounds the channel region.
- removing the portion of the semiconductor release layer includes removing a portion between the source and drain regions and the semiconductor substrate, and the one contact surrounds the source region and the other contact surrounds the drain region.
Abstract
Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates are described. For example, a semiconductor device includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is under the source/drain regions but not under the channel region. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body. A gate electrode stack surrounds the channel region with a portion disposed on the insulating structure and laterally adjacent to the semiconductor release layer.
Description
- This application is a continuation of U.S. patent application Ser. No. 14/720,820, filed on May 24, 2015, which is a divisional of U.S. patent application Ser. No. 13/629,141, filed on Sep. 27, 2012, now U.S. Pat. No. 9,041,106, issued on May 26, 2015, the entire contents of which are hereby incorporated by reference herein.
- Embodiments of the invention are in the field of semiconductor devices and, in particular, three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates.
- For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.
- In the manufacture of integrated circuit devices, multi-gate transistors, such as tri-gate transistors, have become more prevalent as device dimensions continue to scale down. In conventional processes, tri-gate transistors are generally fabricated on either bulk silicon substrates or silicon-on-insulator substrates. In some instances, bulk silicon substrates are preferred due to their lower cost and because they enable a less complicated tri-gate fabrication process. In other instances, silicon-on-insulator substrates are preferred because of the improved short-channel behavior of tri-gate transistors.
- Silicon-on-insulator substrates, formed either by global isolation or local isolation, may also be used to fabricate gate-all-around devices. Many different techniques have been attempted to fabricate such three-dimensional isolated channel devices. However, significant improvements are still needed in the area of isolation formation for such semiconductor devices.
- In another aspect, many different techniques have been attempted to improve the mobility of transistors. However, significant improvements are still needed in the area of electron and/or hole mobility improvement for semiconductor devices.
-
FIGS. 1A-1K illustrate cross-sectional views of various operations in a method of fabricating a semiconductor device, in accordance with an embodiment of the present invention. -
FIGS. 2A-2K illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention. -
FIGS. 3A-3G illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention. -
FIG. 4A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention. -
FIG. 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure ofFIG. 4A , as taken along the a-a′ axis, in accordance with an embodiment of the present invention. -
FIG. 4C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure ofFIG. 4A , as taken along the b-b′ axis, in accordance with an embodiment of the present invention. -
FIG. 5 illustrates a computing device in accordance with one implementation of an embodiment of the invention. - Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates are described. In the following description, numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- One or more embodiments of the present invention are directed to the integration of silicon germanium (SiGe) or germanium (Ge) three-dimensional body structures (e.g., FINs) on isolated substrates. For example, such three-dimensional germanium-containing semiconductor bodies may be fabricated above, but isolated from, an underlying bulk substrate by using a silicon-on-insulator (SOI) or an under-fin-oxidation (UFO) approach. The germanium-containing semiconductor bodies may be essentially entirely composed of germanium, or may be substantially composed of germanium. In an embodiment, a germanium-containing semiconductor body is composed of at least 50% germanium, such as in SixGey (y>0.5), and possibly greater than 70% germanium. In other embodiments, the germanium-containing semiconductor body is composed of at least 98% germanium. In an embodiment, the germanium-containing semiconductor body is suitable or optimal for hole carrier mobility, e.g., as in PMOS type semiconductor devices.
- Process flows described herein may be applicable to tri-Gate and FIN-FET transistors for, e.g., 14 nanometer node and smaller device generations. One or more embodiments involve deposition of a SiGe or Ge FIN (e.g., a germanium-containing FIN) on a silicon (Si) buffer or release layer and selectively removing the Si buffer or release layer in subsequent processing to enable fabrication of a SiGe or Ge FIN gate-all-around or contact-all-around structure or device. An additional Si buffer may also be deposited on the top of the FIN as well if needed to act a protective top layer and, subsequently, may be selectively removed. Not all portions of the Si release or buffer layer are necessarily removed from underneath the germanium-containing semiconductor body, e.g., portions may remain under gate spacers.
- In general, one or more embodiments are directed at fabricating SiGe or Ge material channels in a FIN structure. It may be advantageous to have a SiGe or Ge FIN on an SiO2 substrate in order for taking advantage of fully undoped channels (e.g., with no subFIN leakage) and minimized gate induced drain leakage (GIDL) or junction leakage. However, SiGe or Ge may not be grown epitaxially on SiO2 (e.g., to form an SOI-like substrate). Furthermore, under fin oxidation approaches may have to be performed with care taken to avoid having a formed oxide coming in contact with the SiGe or Ge. Such contact may otherwise induce SiGe condensation (e.g., Ge % non-uniformity), the generation of GeO2 or GeO, both very poor oxides with respect to transistor performance.
- Embodiments described herein can involve deposition of SiGe or Ge over a Si buffer layer (if from an SOI substrate) or over an Si wafer (if EPI substrate+UFO) and subsequent removal of the Si layer with a selective Si etch process. Such approaches enable the opportunity to fabricate gate-all-around FIN structures in the gate and/or a contact-all-around structure in the source and drain regions (S/D).
- A variety of approaches may be used to fabricate three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates. For example, in
FIGS. 3A-3G describe below, an intervening insulating layer has already been formed prior to formation of a germanium-containing semiconductor body layer. In other embodiments, such as the case for the process schemes described in association withFIGS. 1A-1K and 2A-2K below, an intervening insulating layer is formed subsequent to germanium-containing semiconductor body formation. Thus, one or more embodiments of the present invention are directed to a plurality of semiconductor devices having three-dimensional germanium-containing bodies or active regions (e.g., FINs) formed above a bulk substrate, such as a bulk single crystalline silicon substrate. One or more of the plurality of devices is subjected to an under fin oxidation (UFO, described in greater detail below) process to isolate, or at least restrict, the device from the underlying bulk substrate. Accordingly, one or more embodiments include fabrication processes using a selective (versus global) UFO process to provide selective substrate isolation for targeted devices. However, other embodiments are directed to a plurality of semiconductor devices having three-dimensional germanium-containing bodies or active regions formed on a globally insulating substrate. - Furthermore, in some embodiments, such as the case for the process schemes described in association with
FIGS. 1A-1K, 2A-2K and 3A-3G below, a gate electrode is fabricated following release of a portion of a germanium-containing semiconductor body layer, enabling formation of, e.g., gate-all-around semiconductor devices. Thus, focusing on a gate-all-around aspect of embodiments and/or contact-all-around aspect of embodiments of the present invention, different approaches are available to provide a gate surrounding a channel region or a contact surrounding a source/drain region, or both. Also, the gate-all-around and contact-all-around structure is expected to improve short channel performance and transistor contact resistance (e.g., reduce Rexternal). As such, high performance, low leakage transistor technology approaches are described herein. - In a first example utilizing a UFO approach,
FIGS. 1A-1K illustrate cross-sectional views of various operations in a method of fabricating a three-dimensional germanium-containing semiconductor device, in accordance with an embodiment of the present invention. Referring toFIG. 1A , a startingsemiconductor structure 100 includes germanium-containingsemiconductor bodies 106, such as germanium (Ge) or silicon germanium (SiGe) fins, disposed on asemiconductor substrate 102, such as a bulk silicon substrate. Ahardmask layer 110, such as a silicon nitride hardmask layer, is disposed on the germanium-containingsemiconductor bodies 106.Spacers 112, such as silicon nitride spacers are formed along the sidewalls of the germanium-containingsemiconductor bodies 106, as depicted inFIG. 1B , e.g., by conformal layer deposition and etch back. Referring toFIG. 1C , exposed portions of thesubstrate 102 are removed to providesemiconductor pedestals 120 underneath thesemiconductor bodies 106. For example, in the case that the germanium-containingsemiconductor bodies 106 are protected by silicon nitride hardmask and spacers, the silicon semiconductor pedestals 120 may be formed selectively without impacting the germanium-containingsemiconductor bodies 106. The semiconductor pedestals 120 are then oxidized to form isolation pedestals 122 with bird'sbeak portions 123, as depicted inFIG. 1D . Oxidation may also occur in the top portion of the remainingsubstrate 102, as is also depicted inFIG. 1D . However, oxidation at the upper portion of the semiconductor pedestals 120 is incomplete (e.g., resulting in bird's beak portions 123), leavingsilicon release layer 105. Referring toFIG. 1E , the spacers and hardmask are removed to leaveisolation pedestals 122/123,silicon release layer 105, and germanium-containingsemiconductor bodies 106 remaining. Focusing the remainder of the description on only one germanium-containingsemiconductor body 106, adielectric pattern 130 may be formed to surround thesemiconductor body 106,silicon release layer 105, andisolation pedestal 122/123, as depicted inFIG. 1F , e.g., an inter-layer dielectric (ILD) pattern. The bird'sbeak portions 123 of theisolation pedestal 122 are then removed, as depicted inFIG. 1G , e.g., by using an HF solution to remove the oxide. It is to be understood that a portion of the remainingisolation pedestal 122 may also be eroded. Referring toFIG. 1H , portions of thesilicon release layer 105 are selectively removed to provide an entirely exposedportion 132 of the germanium-containingsemiconductor body 106 aboveisolation pedestal 122. For example, in one embodiment, the portion of thesilicon release layer 105 under the channel region of the germanium-containingsemiconductor body 106 is removed, e.g., to ultimately enable formation of a gate-all-around structure. In another embodiment, the portions of thesilicon release layer 105 under the source/drain regions of the germanium-containingsemiconductor body 106 are removed, e.g., to ultimately enable formation of a contact-all-around structure. In another embodiment, at different stages in a process flow, the portion of thesilicon release layer 105 under the channel region of the germanium-containingsemiconductor body 106 is removed and the portions of thesilicon release layer 105 under the source/drain regions of the germanium-containingsemiconductor body 106 are removed, e.g., to ultimately enable formation of a gate-all-around and a contact-all-around structure. Using the first case as an example, agate stack 140 is formed within the structure ofFIG. 1H to provide a gate-all-aroundstructure 140, as depicted inFIG. 1I . Thegate stack 140 includes agate dielectric layer 142 and agate electrode 144 material surrounding thechannel region 132 of the germanium-containingsemiconductor body 106. At a different stage in the process flow, as depicted inFIG. 1J , the portions of thesilicon release layer 105 under the source and drainregions 160 are removed to enable ultimate formation of a contact-all-around structure. Referring toFIG. 1K , in the case that thegate stack 140 is not permanent, the gate stack may be replaced with apermanent gate stack 170, such as a high-k and metal gate stack. - It is to be understood that following
FIG. 1E above, different combinations of the operations shown inFIGS. 1F-1J may be selected for processing. For example, the source and drain regions of the germanium-containingsemiconductor body 106 may be replaced with epitaxial regions. Also, the portions of thesilicon release layer 105 underregions 160 need not be removed. Additionally, referring toFIG. 1J as an example, artifacts from processing may remain. As an example,regions 105A of thesilicon release layer 105 may remain underneathgate electrode spacers 165. Overall, in a general embodiment however,FIGS. 1A-1K illustrate an exemplary process flow in which a sacrificial silicon layer is used only at the bottom of a germanium-containing fin structure.FIGS. 1J and 1K represent a comparison between the FIN cut (1J) and poly cut (1K) cross-sectional views, with the former showing the Si layer remaining under the spacer and the possibility to create a trench contact wrap around structure in the source and drain area to reduce external resistance. - Referring again to
FIG. 1D , in an embodiment, the exposed portions of the semiconductor pedestals 120 are oxidized to form the isolation pedestals 122 by “under fin oxidation” (UFO). In an embodiment, the use of spacers may be required if a same or like material is being oxidized, and may even be included if non-like materials are used. In an embodiment, an oxidizing atmosphere or an adjacent oxidizing material may be used for UFO. However, in another embodiment, oxygen implant is used. In some embodiments, a portion of a material is recessed prior to UFO which may reduce the extent of so-called birds-beak formation during oxidation. Thus, the oxidation may be performed directly, by recessing first, or by oxygen implant, or a combination thereof. In another embodiment, in place of UFO, selective removal of a material at the bottom of the fin (e.g., a material that has been previously deposited on the silicon wafer before an additional fin material deposition, such as silicon germanium on a silicon substrate) is performed and replaced with a dielectric material, such as silicon dioxide or silicon nitride. In either the UFO case or the selective material removal case, the location where reoxidation or material replacement is performed can vary. For example, in one such embodiment, the reoxidation or material removal is carried out post gate etch, post spacer etch, at an undercut location, at a replacement gate operation, or at a through contact operation, or a combination thereof. - Referring again to
FIG. 1H , in an embodiment, a portion of thesilicon release layer 105 is etched selectively with a wet etch that selectively removes thesilicon release layer 105 portion while not etching the germanium-containingbody 106. Etch chemistries such as aqueous hydroxide chemistries, including ammonium hydroxide and potassium hydroxide, for example, may be utilized to selectively etch the silicon. Thus, a silicon layer may be removed from a silicon germanium or germanium fin-type structure. - Referring again to
FIGS. 1F-1K , gate stack structures may be fabricated by a replacement gate process. In such a scheme, dummy gate material such as polysilicon or silicon nitride pillar material, may be removed and replaced with permanent gate electrode material. In one such embodiment, a permanent gate dielectric layer is also formed in this process, as opposed to being carried through from earlier processing. In an embodiment, dummy gates are removed by a dry etch or wet etch process. In one embodiment, dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a dry etch process comprising SF6. In another embodiment, dummy gates are composed of polycrystalline silicon or amorphous silicon and are removed with a wet etch process comprising aqueous NH4OH or tetramethylammonium hydroxide. In one embodiment, dummy gates are composed of silicon nitride and are removed with a wet etch including aqueous phosphoric acid. - In a second example utilizing a UFO approach,
FIGS. 2A-2K illustrate cross-sectional views of various operations in a method of fabricating a three-dimensional germanium-containing semiconductor device, in accordance with an embodiment of the present invention. Referring toFIG. 2A , a startingsemiconductor structure 200 includes germanium-containingsemiconductor bodies 206, such as germanium (Ge) or silicon germanium (SiGe) fins, disposed on asemiconductor substrate 202, such as a bulk silicon substrate. A topsemiconductor release layer 205B, such as a top silicon release layer, is disposed on the germanium-containingsemiconductor bodies 206. Ahardmask layer 210, such as a silicon nitride hardmask layer, is disposed on the topsemiconductor release layer 205B.Spacers 212, such as silicon nitride spacers are formed along the sidewalls of the germanium-containingsemiconductor bodies 206, as depicted inFIG. 2B , e.g., by conformal layer deposition and etch back. Referring toFIG. 2C , exposed portions of thesubstrate 202 are removed to providesemiconductor pedestals 220 underneath thesemiconductor bodies 206. For example, in the case that the germanium-containingsemiconductor bodies 206 are protected by silicon nitride hardmask and spacers, the silicon semiconductor pedestals 220 may be formed selectively without impacting the germanium-containingsemiconductor bodies 206. The semiconductor pedestals 220 are then oxidized to form isolation pedestals 222 with bird'sbeak portions 223, as depicted inFIG. 2D . Oxidation may also occur in the top portion of the remainingsubstrate 202, as is also depicted inFIG. 2D . However, oxidation at the upper portion of the semiconductor pedestals 220 is incomplete (e.g., resulting in bird's beak portions 223), leaving bottomsilicon release layer 205A. Referring toFIG. 2E , the spacers and hardmask are removed to leaveisolation pedestals 222/223, bottomsilicon release layer 205A, topsilicon release layer 205B, and germanium-containingsemiconductor bodies 206 remaining. Focusing the remainder of the description on only one germanium-containingsemiconductor body 206, adielectric pattern 230 may be formed to surround thesemiconductor body 206, silicon release layers 205A and 205B, andisolation pedestal 222/223, as depicted inFIG. 2F , e.g., an inter-layer dielectric (ILD) pattern. The bird'sbeak portions 223 of theisolation pedestal 222 are then removed, as depicted inFIG. 2G , e.g., by using an HF solution to remove the oxide. It is to be understood that a portion of the remainingisolation pedestal 222 may also be eroded. Referring toFIG. 2H , portions of the silicon release layers 205A and 205B are selectively removed to provide an entirely exposedportion 232 of the germanium-containingsemiconductor body 206 aboveisolation pedestal 222. For example, in one embodiment, the portions of the silicon release layers 205A and 205B under and above the channel region of the germanium-containingsemiconductor body 206 are removed, e.g., to ultimately enable formation of a gate-all-around structure. In another embodiment, the portions of the silicon release layers 205A and 205B under and above the source/drain regions of the germanium-containingsemiconductor body 206 are removed, e.g., to ultimately enable formation of a contact-all-around structure. In another embodiment, at different stages in a process flow, the portions of the silicon release layers 205A and 205B under and above the channel region of the germanium-containingsemiconductor body 206 are removed and the portions of the silicon release layers 205A and 205B under and above the source/drain regions of the germanium-containingsemiconductor body 206 are removed, e.g., to ultimately enable formation of a gate-all-around and a contact-all-around structure. Using the first case as an example, agate stack 240 is formed within the structure ofFIG. 2H to provide a gate-all-aroundstructure 240, as depicted inFIG. 2I . Thegate stack 240 includes agate dielectric layer 242 and agate electrode 244 material surrounding thechannel region 232 of the germanium-containingsemiconductor body 206. At a different stage in the process flow, as depicted inFIG. 2J , the portions of the silicon release layers 205A and 205B under and above the source and drainregions 260 are removed to enable ultimate formation of a contact-all-around structure. Referring toFIG. 2K , in the case that thegate stack 240 is not permanent, the gate stack may be replaced with apermanent gate stack 270, such as a high-k and metal gate stack. - It is to be understood that following
FIG. 2E above, different combinations of the operations shown inFIGS. 2F-2K may be selected for processing. For example, the source and drain regions of the germanium-containingsemiconductor body 206 may be replaced with epitaxial regions. Also, the portions of the silicon release layers 205A and 205B under and aboveregions 260 need not be removed. Additionally, referring toFIG. 2J as an example, artifacts from processing may remain. As an example,regions 205A′ and 205B′ of the silicon release layers 205A and 205B may remain underneath regions ofgate electrode spacers 265. Overall, in a general embodiment however,FIGS. 2A-2K illustrate an exemplary process flow in which a sacrificial silicon layer is used at both the top and the bottom of a germanium-containing fin structure.FIGS. 2J and 2K represent a comparison between the FIN cut (2J) and poly cut (2K) cross-sectional views, with the former showing the Si layer remaining under the spacer and the possibility to create a trench contact wrap around structure in the source and drain area to reduce external resistance. - In an example utilizing already-formed buried oxide approach,
FIGS. 3A-3G illustrate cross-sectional views of various operations in another method of fabricating a semiconductor device, in accordance with an embodiment of the present invention. Referring toFIG. 3A , a startingsemiconductor structure 300 includes germanium-containingsemiconductor bodies 306, such as silicon germanium or germanium fins, disposed on asemiconductor release layer 305, such as a silicon release layer. Thesilicon release layer 305 is disposed on an insulatinglayer 304, such as a buried SiO2 layer of a silicon-on-insulator (SOI) substrate. The insulatinglayer 304 is disposed on asubstrate 302, such as a silicon substrate. Ahardmask layer 310, such as a silicon nitride hardmask layer, is disposed on the germanium-containingsemiconductor bodies 306. Thesilicon release layer 305 is patterned to expose insulatinglayer 304, as depicted inFIG. 3B , e.g., by a dry etch process. Focusing the remainder of the description on only one germanium-containingsemiconductor body 306, thehardmask 310 is removed and adielectric pattern 330 is formed to surround the germanium-containingsemiconductor body 306 andsilicon release layer 305, as depicted inFIG. 3C , e.g., an inter-layer dielectric (ILD) pattern. Although not depicted inFIG. 3C , source and drain replacement and/or a replacement gate process may also be performed at, prior to or after, this stage. Referring toFIG. 3D , the silicon release layer 305 (and top silicon release layer if present, such as described in association withFIGS. 2A-2K ) is removed. Then, agate dielectric layer 342 andmetal gate electrode 344 may be formed, as depicted inFIG. 3E . Referring toFIGS. 3F and 3G (latter is repeat ofFIG. 3E ), respectively, a comparison between the FIN cut 380 and poly cut 390 views is provided. In the former view, the possibility to fabricate a trench contact wrap-around is available in the source and drain (S/D) regions. Other features may be as described above in association withFIGS. 1J /1K and 2J/2K. - It is to be understood that additional wire structures (such as those described below in association with
FIGS. 4A-4C ) may also be fabricated in association with the fin structures described and illustrated inFIGS. 1A-1K, 2A-2K and 3A-3G above. As an example,FIG. 4A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure, in accordance with an embodiment of the present invention.FIG. 4B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure ofFIG. 4A , as taken along the a-a′ axis.FIG. 4C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure ofFIG. 4A , as taken along the b-b′ axis. - Referring to
FIG. 4A , asemiconductor device 400 includes one or more vertically stacked nanowires (404 set) disposed above asubstrate 402. Embodiments herein are targeted at both single wire devices and multiple wire devices. As an example, a three nanowire-baseddevices having nanowires nanowire 404A is used as an example where description is focused on only one of the nanowires. It is to be understood that where attributes of one nanowire are described, embodiments based on a plurality of nanowires may have the same attributes for each of the nanowires. - Each of the nanowires 404 includes a germanium-containing
channel region 406 disposed in the nanowire. The germanium-containingchannel region 406 has a length (L). Referring toFIG. 4B , the germanium-containing channel region also has a perimeter orthogonal to the length (L). Referring to bothFIGS. 4A and 4B , agate electrode stack 408 surrounds the entire perimeter of each of the germanium-containingchannel regions 406 ofnanowires semiconductor release layer 490 portion (described in greater detail above) is not present under the germanium-containingchannel region 406 ofnanowire 404A, and thedevice 400 is thus a gate-all-around device with respect to thefirst nanowire 404A. In another embodiment, however, thesemiconductor release layer 490 portion is present under the germanium-containingchannel region 406 ofnanowire 404A, and thedevice 400 is thus not a gate-all-around device with respect to thefirst nanowire 404A. Thegate electrode stack 408 includes a gate electrode along with a gate dielectric layer disposed between the germanium-containingchannel region 406 and the gate electrode (not shown). - Referring again to
FIG. 4A , each of the nanowires 404 also includes source and drainregions channel region 406. A pair ofcontacts 414 is disposed over the source/drain regions 410/412. Referring to bothFIGS. 4A and 4B , the pair ofcontacts 414 is disposed over the source/drain regions 410/412. In one embodiment, asemiconductor release layer 490 portion (described in greater detail above) is not present under the source or drainregion nanowire 404A, and thedevice 400 is thus a contact-all-around device with respect to thefirst nanowire 404A. In another embodiment, however, thesemiconductor release layer 490 portion is present under the source or drainregion nanowire 404A, and thedevice 400 is thus not a contact-all-around device with respect to thefirst nanowire 404A. - Referring again to
FIG. 4A , in an embodiment, thesemiconductor device 400 further includes a pair ofspacers 416. Thespacers 416 are disposed between thegate electrode stack 408 and the pair ofcontacts 414. As described above, the germanium-containing channel regions and the source/drain regions are, in at least several embodiments, made to be discrete. However, not all regions of the nanowires 404 need be, or even can be made to be discrete. For example, referring toFIG. 4C ,nanowires 404A-404C are not discrete at the location underspacers 416. In one embodiment, the stack ofnanowires 404A-404C have interveningsemiconductor material 418 there between, such as silicon intervening between silicon germanium or germanium nanowires, or vice versa. In one embodiment, thebottom nanowire 404A is still in contact with asemiconductor release layer 490 portion. Thus, in an embodiment, a portion of the plurality of vertically stacked nanowires under one or both of the spacers is non-discrete. - The
semiconductor release layer 490 may be a layer (or remnants thereof) such as therelease layer 105/205/305 described above. In one embodiment, thesemiconductor release layer 490 is composed of silicon and theoverlying nanowire 404A is composed of silicon germanium or germanium. In an embodiment, portions of thesemiconductor release layer 490 are removed under the germanium-containing channel region ofnanowire 404A and a gate-all-around structure may be formed. In an embodiment, portions of thesemiconductor release layer 490 are removed under the source and drain regions ofnanowire 404A and a contact-all-around structure may be formed. In an embodiment, portions of thesemiconductor release layer 490 are removed under the channel and the source and drain regions ofnanowire 404A and both a gate-all-around structure and a contact-all-around structure may be formed. - In accordance with an embodiment of the present invention, the one or
more nanowires 404A-404C of thesemiconductor device 400 are uniaxially strained nanowires. Thus, a semiconductor device may be fabricated from a single uniaxially strained nanowire (e.g., 404A) or from a plurality of vertically stacked uniaxially strained nanowires (404A-404C), as depicted inFIG. 4A . The uniaxially strained nanowire or plurality of nanowires may be uniaxially strained with tensile strain or with compressive strain. In an embodiment, a compressively uniaxially strained nanowire has a channel region composed of silicon germanium (SixGey, where 0<x<100, and 0<y<100) or germanium. In an embodiment, a PMOS semiconductor device is fabricated from a nanowire having the uniaxial compressive strain. - Referring to
FIGS. 4A-4C , thesemiconductor device 400 further includes adielectric layer 430 disposed between abulk substrate 402 and thenanowires 404A-404C. In an embodiment, thedielectric layer 430 is effectively continuous across asubstrate 402 and is a global insulating layer. In one embodiment, thedielectric layer 430 is composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride. In another embodiment, thenanowires 404A-404C are isolated from abulk substrate 402 by an isolation pedestal, e.g., they are locally isolated. The isolation pedestal may be composed of a material suitable to electrically isolate at least a portion, if not all, of thenanowire 404A from thebulk substrate 402. For example, in one embodiment, the isolation pedestal is composed of a dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride. In an embodiment, the isolation pedestal is composed of an oxide of the semiconductor material of thebulk substrate 402. - In an embodiment, the term “isolation pedestal” is used to covey a discrete isolation structure formed at a given time, e.g., a discrete structure formed only under a channel region, or a pair of discrete structures formed only under a pair of source and drain regions, or a discrete structure formed under a channel region as well as under a pair of source and drain regions. In another embodiment, the term “isolation pedestal” is used to covey a combination of isolation structures formed at different times, e.g., a discrete structure formed under a channel region in combination with a pair of discrete structures formed, at a different time, under a pair of source and drain regions.
-
Bulk substrate 402 may be composed of a semiconductor material that can withstand a manufacturing process. In an embodiment,bulk substrate 402 is composed of a crystalline silicon, silicon/germanium or germanium layer doped with a charge carrier, such as but not limited to phosphorus, arsenic, boron or a combination thereof. In one embodiment, the concentration of silicon atoms inbulk substrate 402 is greater than 97%. In another embodiment,bulk substrate 402 is composed of an epitaxial layer grown atop a distinct crystalline substrate, e.g. a silicon epitaxial layer grown atop a boron-doped bulk silicon mono-crystalline substrate.Bulk substrate 402 may alternatively be composed of a group III-V material. In an embodiment,bulk substrate 402 is composed of a III-V material such as, but not limited to, gallium nitride, gallium phosphide, gallium arsenide, indium phosphide, indium antimonide, indium gallium arsenide, aluminum gallium arsenide, indium gallium phosphide, or a combination thereof. In one embodiment,bulk substrate 402 is composed of a III-V material and the charge-carrier dopant impurity atoms are ones such as, but not limited to, carbon, silicon, germanium, oxygen, sulfur, selenium or tellurium. In another embodiment,bulk substrate 402 is undoped or only lightly doped. - In an embodiment, the gate electrode of
gate electrode stack 408 is composed of a metal gate and the gate dielectric layer is composed of a high-K material. For example, in one embodiment, the gate dielectric layer is composed of a material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof. Furthermore, a portion of gate dielectric layer may include a layer of native oxide formed from the outer few layers of thesemiconductor nanowires 404A-404C. In an embodiment, the gate dielectric layer is composed of a top high-k portion and a lower portion composed of an oxide of a semiconductor material. In one embodiment, the gate dielectric layer is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride. - In one embodiment, the gate electrode is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides. In a specific embodiment, the gate electrode is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.
- The
contacts 416 are, in an embodiment, fabricated from a metal species. The metal species may be a pure metal, such as nickel or cobalt, or may be an alloy such as a metal-metal alloy or a metal-semiconductor alloy (e.g., such as a silicide material). In an embodiment,spacers 416 are composed of an insulative dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride. -
Semiconductor device 400 may be any semiconductor device incorporating a gate, one or more channel regions and one or more pairs of source/drain regions. In an embodiment,semiconductor device 400 is one such as, but not limited to, a MOS-FET, a memory transistor, or a Microelectromechanical System (MEMS). In one embodiment,semiconductor device 400 is a three-dimensional MOS-FET and is a stand-alone device or is one device in a plurality of nested devices. As will be appreciated for a typical integrated circuit, both N- and P-channel transistors may be fabricated on a single substrate to form a CMOS integrated circuit. - Although the
device 400 described above is for a single device, e.g., an NMOS or a PMOS device, a CMOS architecture may also be formed to include both NMOS and PMOS channel devices disposed on or above the same substrate. A plurality of such NMOS devices, however, may be fabricated to have different semiconductor body heights and/or may be isolated from or coupled to an underlying bulk substrate. Likewise, a plurality of such PMOS devices may be fabricated to have different semiconductor body heights and/or may be isolated from or coupled to an underlying bulk substrate. Furthermore, additional processing not shown may include processing operations such as back-end interconnect formation and semiconductor die packaging. - A CMOS architecture may also be formed to include both NMOS and PMOS nanowire-based devices disposed on or above the same substrate. Nanowire/nanoribbon structure may be formed by selective etching of sacrificial layers from multilayer epitaxial stacks. The epitaxial layers may be used as a channel or may be selectively removed to form a gap for all-around gate structure. The isolation layer under epitaxial wires may provide electrical isolation and form a bottom gap for all-around gate. The simplest CMOS integration scheme employs N/P MOS channels fabricated with the same material. The process is simpler to fabricate in that it employs a single selective etch. However, strain technology may be required to boost device performance. In accordance with an embodiment of the present invention, the unique features of a starting material stack are exploited to integrate different NMOS and PMOS channel materials which are optimized for higher mobility. For example, in one embodiment, a sacrificial layer of an NMOS device is used as a PMOS channel and a sacrificial layer of a PMOS device is used as an NMOS channel. Since the sacrificial layer may be removed during processing, independent choice of channel materials and optimization is made possible.
- In general, one or more embodiments described herein can be implemented improve performance on, e.g., 14 nanometer and smaller node products and reduce standby leakage. Standby leakage reduction may be particularly important for system-on-chip (SOC) products with extremely stringent standby power requirements. Furthermore, other or the same embodiments may take advantage of higher mobility properties of channel material engineering using SiGe or Ge a hole carrier channel material. Also, the gate-all-around and/or contact-all-around structures are expected to improve short channel performance and transistor contact resistance.
- One or more embodiments of the present invention are directed at improving the channel mobility for PMOS transistors. Mobility may be improved using a germanium-containing semiconductor material, e.g., in the channel region. Thus, one or more approaches described herein provide the appropriate high mobility material in the channel regions for PMOS transistors. In an embodiment, germanium-containing PMOS gate-all-around devices are provided.
-
FIG. 5 illustrates acomputing device 500 in accordance with one implementation of the invention. Thecomputing device 500 houses aboard 502. Theboard 502 may include a number of components, including but not limited to aprocessor 504 and at least onecommunication chip 506. Theprocessor 504 is physically and electrically coupled to theboard 502. In some implementations the at least onecommunication chip 506 is also physically and electrically coupled to theboard 502. In further implementations, thecommunication chip 506 is part of theprocessor 504. - Depending on its applications,
computing device 500 may include other components that may or may not be physically and electrically coupled to theboard 502. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth). - The
communication chip 506 enables wireless communications for the transfer of data to and from thecomputing device 500. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. Thecommunication chip 506 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Thecomputing device 500 may include a plurality ofcommunication chips 506. For instance, afirst communication chip 506 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and asecond communication chip 506 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others. - The
processor 504 of thecomputing device 500 includes an integrated circuit die packaged within theprocessor 504. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. The term “processor” may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. - The
communication chip 506 also includes an integrated circuit die packaged within thecommunication chip 506. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. - In further implementations, another component housed within the
computing device 500 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. - In various implementations, the
computing device 500 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, thecomputing device 500 may be any other electronic device that processes data. - Thus, embodiments of the present invention include three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates.
- In an embodiment, a semiconductor device includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is under the source/drain regions but not under the channel region. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body. A gate electrode stack surrounds the channel region with a portion disposed on the insulating structure and laterally adjacent to the semiconductor release layer.
- In one embodiment, the insulating structure includes a global insulating layer.
- In one embodiment, the insulating structure includes one or more isolation pedestals.
- In one embodiment, the semiconductor release layer is composed essentially entirely of silicon, and the three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- In one embodiment, the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- In one embodiment, the semiconductor structure further includes a pair of insulating spacers. One spacer is disposed between the gate electrode and the source region. The other spacer is disposed between the gate electrode and the drain region. The semiconductor release layer extends underneath each of the pair of spacers.
- In one embodiment, the semiconductor structure further includes a pair of conducting contacts. One contact is disposed on and partially surrounds the source region. The other contact is disposed on and partially surrounds the drain region.
- In one embodiment, the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body. The gate electrode stack surrounds a channel region of each of the one or more nanowires.
- In one embodiment, the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- In an embodiment, a semiconductor device includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is under the channel region but not under the source/drain regions. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body. A gate electrode stack partially surrounds the channel region. A pair of conducting contacts is included. One contact is disposed on and surrounds the source region. The other contact is disposed on and surrounds the drain region. A portion of each of the pair of contacts is disposed on the insulating structure and laterally adjacent to the semiconductor release layer.
- In one embodiment, the insulating structure includes a global insulating layer.
- In one embodiment, the insulating structure includes one or more isolation pedestals.
- In one embodiment, the semiconductor release layer is composed essentially of silicon. The three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- In one embodiment, the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- In one embodiment, the semiconductor structure further includes a pair of insulating spacers. One spacer is disposed between the gate electrode and the source region. The other spacer is disposed between the gate electrode and the drain region. The semiconductor release layer extends underneath each of the pair of spacers.
- In one embodiment, the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body. The gate electrode stack surrounds a channel region of each of the one or more nanowires.
- In one embodiment, the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- In an embodiment, a semiconductor device includes a semiconductor substrate. An insulating structure is disposed above the semiconductor substrate. A three-dimensional germanium-containing body is disposed on a semiconductor release layer disposed on the insulating structure. The three-dimensional germanium-containing body includes a channel region and source/drain regions on either side of the channel region. The semiconductor release layer is not under the channel region and not under the source/drain regions. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing body. A gate electrode stack surrounds the channel region with a portion disposed on the insulating structure. A pair of conducting contacts is included. One contact is disposed on and surrounds the source region. The other contact is disposed on and surrounds the drain region. A portion of each of the pair of contacts is disposed on the insulating structure. A pair of insulating spacers is included. One spacer is disposed between the gate electrode and the source region. The other spacer is disposed between the gate electrode and the drain region. The semiconductor release layer is disposed underneath each of the pair of spacers and laterally adjacent to a portion of the gate electrode stack and a portion of each of the conducting contacts.
- In one embodiment, the insulating structure includes a global insulating layer.
- In one embodiment, the insulating structure includes one or more isolation pedestals.
- In one embodiment, the semiconductor release layer is composed essentially of silicon. The three-dimensional germanium-containing body is composed of greater than approximately 50% germanium.
- In one embodiment, the three-dimensional germanium-containing body is composed of greater than approximately 70% germanium.
- In one embodiment, the semiconductor structure further includes one or more nanowires disposed in a vertical arrangement above the three-dimensional germanium-containing body. The gate electrode stack surrounds a channel region of each of the one or more nanowires.
- In one embodiment, the gate electrode stack includes a high-k gate dielectric layer and a metal gate electrode.
- In an embodiment, a method of fabricating a semiconductor device includes forming a three-dimensional germanium-containing semiconductor structure on semiconductor release layer disposed above a semiconductor substrate. The semiconductor release layer is composed of a semiconductor material different from the three-dimensional germanium-containing semiconductor structure. The method also includes insulating the three-dimensional germanium-containing semiconductor structure from the semiconductor substrate. The method also includes, subsequently, removing a portion of the semiconductor release layer. The method also includes forming a gate electrode stack at least partially surrounding a channel region of the three-dimensional germanium-containing semiconductor structure. The method also includes forming a pair of conducting contacts, one contact at least partially surrounding a source region of the three-dimensional germanium-containing semiconductor structure, and the other contact at least partially surrounding a drain region of the three-dimensional germanium-containing semiconductor structure.
- In one embodiment, insulating the three-dimensional germanium-containing semiconductor structure includes providing a global insulating layer on the semiconductor substrate.
- In one embodiment, insulating the three-dimensional germanium-containing semiconductor structure includes forming one or more isolation pedestals.
- In one embodiment, forming the gate electrode stack includes using a replacement gate process. In one embodiment, removing the portion of the semiconductor release layer includes removing a portion between the channel region and the semiconductor substrate, and the gate electrode stack surrounds the channel region.
- In one embodiment, removing the portion of the semiconductor release layer includes removing a portion between the source and drain regions and the semiconductor substrate, and the one contact surrounds the source region and the other contact surrounds the drain region.
Claims (20)
1. A semiconductor structure, comprising:
a semiconductor substrate;
an insulating structure disposed above the semiconductor substrate;
a semiconductor layer disposed over and directly on the insulating structure;
a semiconductor body disposed on the semiconductor layer, the semiconductor body comprising a channel region and source/drain regions on both sides of the channel region, wherein the semiconductor layer is under the source/drain regions but not under the channel region, the semiconductor layer comprising a semiconductor material different from the semiconductor body; and
a gate electrode stack surrounding the channel region with a portion disposed on the insulating structure directly below the channel region, and laterally adjacent to the semiconductor layer.
2. The semiconductor structure of claim 1 , wherein the insulating structure comprises a global insulating layer.
3. The semiconductor structure of claim 1 , wherein the insulating structure comprises one or more isolation pedestals.
4. The semiconductor structure of claim 1 , wherein the semiconductor body comprises greater than approximately 70% germanium.
5. The semiconductor structure of claim 1 , further comprising:
a pair of insulating spacers, one spacer disposed between the gate electrode and the source region, and the other spacer disposed between the gate electrode and the drain region, wherein the semiconductor layer extends underneath each of the pair of spacers.
6. The semiconductor structure of claim 1 , further comprising:
a pair of conducting contacts, one contact disposed on and partially surrounding the source region, and the other contact disposed on and partially surrounding the drain region.
7. The semiconductor structure of claim 1 , further comprising:
one or more nanowires disposed in a vertical arrangement above the semiconductor body, wherein the gate electrode stack surrounds a channel region of each of the one or more nanowires.
8. The semiconductor structure of claim 1 , wherein the gate electrode stack comprises a high-k gate dielectric layer and a metal gate electrode.
9. A semiconductor structure, comprising:
a semiconductor substrate;
an insulating structure disposed above the semiconductor substrate;
a semiconductor layer disposed over and directly on the insulating structure;
a semiconductor body disposed on the semiconductor layer, the semiconductor body comprising a channel region and source/drain regions on both sides of the channel region, wherein the semiconductor layer is under the channel region but not under the source/drain regions, the semiconductor layer comprising a semiconductor material different from the semiconductor body;
a gate electrode stack partially surrounding the channel region; and
a pair of conducting contacts, one contact disposed on and surrounding the source region, and the other contact disposed on and surrounding the drain region, wherein a portion of each of the pair of contacts is disposed on the insulating structure directly below the channel region, and laterally adjacent to the semiconductor layer.
10. The semiconductor structure of claim 9 , wherein the insulating structure comprises a global insulating layer.
11. The semiconductor structure of claim 9 , wherein the insulating structure comprises one or more isolation pedestals.
12. The semiconductor structure of claim 9 , wherein the semiconductor body comprises greater than approximately 70% germanium.
13. The semiconductor structure of claim 9 , further comprising:
a pair of insulating spacers, one spacer disposed between the gate electrode and the source region, and the other spacer disposed between the gate electrode and the drain region, wherein the semiconductor layer extends underneath each of the pair of spacers.
14. The semiconductor structure of claim 9 , further comprising:
one or more nanowires disposed in a vertical arrangement above the semiconductor body, wherein the gate electrode stack surrounds a channel region of each of the one or more nanowires.
15. The semiconductor structure of claim 9 , wherein the gate electrode stack comprises a high-k gate dielectric layer and a metal gate electrode.
16. A semiconductor structure, comprising:
a semiconductor substrate;
an insulating structure disposed above the semiconductor substrate;
a semiconductor layer disposed over and directly on the insulating structure;
a semiconductor body disposed on the semiconductor layer, the semiconductor body comprising a channel region and source/drain regions on either side of the channel region, wherein the semiconductor layer is not under the channel region and not under the source/drain regions, the semiconductor layer comprising a semiconductor material different from the semiconductor body;
a gate electrode stack surrounding the channel region with a portion disposed on the insulating structure directly below the channel region;
a pair of conducting contacts, one contact disposed on and surrounding the source region, and the other contact disposed on and surrounding the drain region, wherein a portion of each of the pair of contacts is disposed on the insulating structure; and
a pair of insulating spacers, one spacer disposed between the gate electrode and the source region, and the other spacer disposed between the gate electrode and the drain region, wherein the semiconductor layer is disposed underneath each of the pair of spacers and laterally adjacent to a portion of the gate electrode stack and a portion of each of the conducting contacts.
17. The semiconductor structure of claim 16 , wherein the insulating structure comprises a global insulating layer.
18. The semiconductor structure of claim 16 , wherein the insulating structure comprises one or more isolation pedestals.
19. The semiconductor structure of claim 16 , further comprising:
one or more nanowires disposed in a vertical arrangement above the semiconductor body, wherein the gate electrode stack surrounds a channel region of each of the one or more nanowires.
20. The semiconductor structure of claim 16 , wherein the gate electrode stack comprises a high-k gate dielectric layer and a metal gate electrode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/287,621 US20170025499A1 (en) | 2012-09-27 | 2016-10-06 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/629,141 US9041106B2 (en) | 2012-09-27 | 2012-09-27 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US14/720,820 US9472399B2 (en) | 2012-09-27 | 2015-05-24 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US15/287,621 US20170025499A1 (en) | 2012-09-27 | 2016-10-06 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/720,820 Continuation US9472399B2 (en) | 2012-09-27 | 2015-05-24 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170025499A1 true US20170025499A1 (en) | 2017-01-26 |
Family
ID=50338025
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/629,141 Expired - Fee Related US9041106B2 (en) | 2012-09-27 | 2012-09-27 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US14/720,820 Active US9472399B2 (en) | 2012-09-27 | 2015-05-24 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US15/287,621 Abandoned US20170025499A1 (en) | 2012-09-27 | 2016-10-06 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/629,141 Expired - Fee Related US9041106B2 (en) | 2012-09-27 | 2012-09-27 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US14/720,820 Active US9472399B2 (en) | 2012-09-27 | 2015-05-24 | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
Country Status (6)
Country | Link |
---|---|
US (3) | US9041106B2 (en) |
EP (1) | EP2901487B1 (en) |
KR (2) | KR101940935B1 (en) |
CN (2) | CN104584227B (en) |
TW (3) | TWI512991B (en) |
WO (1) | WO2014051719A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10546957B2 (en) | 2018-01-11 | 2020-01-28 | International Business Machines Corporation | Nanosheet FET including all-around source/drain contact |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8735869B2 (en) * | 2012-09-27 | 2014-05-27 | Intel Corporation | Strained gate-all-around semiconductor devices formed on globally or locally isolated substrates |
US9136332B2 (en) * | 2013-12-10 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company Limited | Method for forming a nanowire field effect transistor device having a replacement gate |
US9306019B2 (en) * | 2014-08-12 | 2016-04-05 | GlobalFoundries, Inc. | Integrated circuits with nanowires and methods of manufacturing the same |
US10002924B2 (en) | 2015-08-17 | 2018-06-19 | International Business Machines Corporation | Devices including high percentage SiGe fins formed at a tight pitch and methods of manufacturing same |
US9520469B1 (en) | 2015-09-15 | 2016-12-13 | International Business Machines Corporation | Fabrication of fin structures having high germanium content |
US9754840B2 (en) * | 2015-11-16 | 2017-09-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Horizontal gate-all-around device having wrapped-around source and drain |
WO2018118007A1 (en) * | 2016-12-19 | 2018-06-28 | Intel Corporation | Condensation for strain control |
US10032867B1 (en) | 2017-03-07 | 2018-07-24 | International Business Machines Corporation | Forming bottom isolation layer for nanosheet technology |
EP3382761A1 (en) * | 2017-03-29 | 2018-10-03 | IMEC vzw | Integration of silicon-germanium semiconductor structures |
CN109494249B (en) * | 2017-09-11 | 2022-05-24 | 联华电子股份有限公司 | Semiconductor device and method for manufacturing the same |
US10679890B2 (en) | 2018-02-01 | 2020-06-09 | International Business Machines Corporation | Nanosheet structure with isolated gate |
US10461154B1 (en) * | 2018-06-21 | 2019-10-29 | International Business Machines Corporation | Bottom isolation for nanosheet transistors on bulk substrate |
US11387319B2 (en) * | 2019-09-11 | 2022-07-12 | International Business Machines Corporation | Nanosheet transistor device with bottom isolation |
US11342432B2 (en) | 2020-03-27 | 2022-05-24 | Intel Corporation | Gate-all-around integrated circuit structures having insulator fin on insulator substrate |
CN114613841B (en) * | 2022-03-14 | 2023-09-08 | 中国工程物理研究院电子工程研究所 | High-current three-dimensional nanometer air channel electron tube and electronic device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6909151B2 (en) * | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7138305B2 (en) * | 2003-10-02 | 2006-11-21 | Intel Corporation | Method and apparatus for improving stability of a 6T CMOS SRAM cell |
US20070187731A1 (en) * | 2004-06-28 | 2007-08-16 | Intel Corporation | Methods for forming semiconductor wires and resulting devices |
US7279375B2 (en) * | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
US20080242075A1 (en) * | 2004-04-12 | 2008-10-02 | Samsung Electronics Co., Ltd. | Method for forming non-volatile memory devices |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US20100297816A1 (en) * | 2009-02-17 | 2010-11-25 | International Business Machines Corporation | Nanowire mesh device and method of fabricating same |
US20120049252A1 (en) * | 2009-04-20 | 2012-03-01 | Unisantis Electronics Singapore Pte Ltd. | Semiconductor device |
US20120138886A1 (en) * | 2010-12-01 | 2012-06-07 | Kuhn Kelin J | Silicon and silicon germanium nanowire structures |
US20140061862A1 (en) * | 2012-08-29 | 2014-03-06 | International Business Machines Corporation | Semiconductor fin on local oxide |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7101761B2 (en) * | 2003-12-23 | 2006-09-05 | Intel Corporation | Method of fabricating semiconductor devices with replacement, coaxial gate structure |
KR100612415B1 (en) | 2004-04-09 | 2006-08-16 | 삼성전자주식회사 | Transistor having an all arounded channel and method of fabricating the same |
KR100594327B1 (en) * | 2005-03-24 | 2006-06-30 | 삼성전자주식회사 | Semiconductor device comprising nanowire having rounded section and method for manufacturing the same |
FR2886761B1 (en) * | 2005-06-06 | 2008-05-02 | Commissariat Energie Atomique | A CHANNEL ELECTRODE-CONTINUOUS CHANNEL-BASED CHANNEL TRANSISTOR AND METHOD FOR MANUFACTURING SUCH TRANSISTOR |
KR100755367B1 (en) * | 2005-06-08 | 2007-09-04 | 삼성전자주식회사 | Nano-line semiconductor device having a cylindrical gate and fabrication method thereof |
AU2006258261A1 (en) * | 2005-06-16 | 2006-12-21 | Qunano Ab | Semiconductor nanowire transistor |
US20080135949A1 (en) | 2006-12-08 | 2008-06-12 | Agency For Science, Technology And Research | Stacked silicon-germanium nanowire structure and method of forming the same |
KR101375833B1 (en) * | 2007-05-03 | 2014-03-18 | 삼성전자주식회사 | Field effect transistor having germanium nanorod and method of manufacturing the same |
US20090020792A1 (en) | 2007-07-18 | 2009-01-22 | Rafael Rios | Isolated tri-gate transistor fabricated on bulk substrate |
US20090072279A1 (en) | 2007-08-29 | 2009-03-19 | Ecole Polytechnique Federale De Lausanne (Epfl) | Capacitor-less memory and abrupt switch based on hysteresis characteristics in punch-through impact ionization mos transistor (PI-MOS) |
US7534675B2 (en) * | 2007-09-05 | 2009-05-19 | International Business Machiens Corporation | Techniques for fabricating nanowire field-effect transistors |
WO2009072984A1 (en) * | 2007-12-07 | 2009-06-11 | Agency For Science, Technology And Research | A silicon-germanium nanowire structure and a method of forming the same |
KR20090075534A (en) | 2008-01-04 | 2009-07-08 | 삼성전자주식회사 | Method of fabricating omega gate transistor |
US9711407B2 (en) * | 2009-04-14 | 2017-07-18 | Monolithic 3D Inc. | Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer |
CN102034863B (en) * | 2009-09-28 | 2012-10-31 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device, transistor having gate of around cylindrical channel and manufacturing method |
US8183104B2 (en) * | 2010-07-07 | 2012-05-22 | Hobbs Christopher C | Method for dual-channel nanowire FET device |
US8389416B2 (en) * | 2010-11-22 | 2013-03-05 | Tokyo Electron Limited | Process for etching silicon with selectivity to silicon-germanium |
-
2012
- 2012-09-27 US US13/629,141 patent/US9041106B2/en not_active Expired - Fee Related
-
2013
- 2013-06-07 CN CN201380045169.2A patent/CN104584227B/en active Active
- 2013-06-07 EP EP13841967.6A patent/EP2901487B1/en active Active
- 2013-06-07 CN CN201710329076.2A patent/CN106941079B/en active Active
- 2013-06-07 WO PCT/US2013/044806 patent/WO2014051719A1/en active Application Filing
- 2013-06-07 KR KR1020177007428A patent/KR101940935B1/en active IP Right Grant
- 2013-06-07 KR KR1020157001777A patent/KR101719728B1/en active IP Right Grant
- 2013-09-16 TW TW102133467A patent/TWI512991B/en active
- 2013-09-16 TW TW106107580A patent/TWI659537B/en active
- 2013-09-16 TW TW104129640A patent/TWI584480B/en active
-
2015
- 2015-05-24 US US14/720,820 patent/US9472399B2/en active Active
-
2016
- 2016-10-06 US US15/287,621 patent/US20170025499A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6909151B2 (en) * | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US7138305B2 (en) * | 2003-10-02 | 2006-11-21 | Intel Corporation | Method and apparatus for improving stability of a 6T CMOS SRAM cell |
US20080242075A1 (en) * | 2004-04-12 | 2008-10-02 | Samsung Electronics Co., Ltd. | Method for forming non-volatile memory devices |
US20070187731A1 (en) * | 2004-06-28 | 2007-08-16 | Intel Corporation | Methods for forming semiconductor wires and resulting devices |
US7279375B2 (en) * | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
US20100297816A1 (en) * | 2009-02-17 | 2010-11-25 | International Business Machines Corporation | Nanowire mesh device and method of fabricating same |
US20120049252A1 (en) * | 2009-04-20 | 2012-03-01 | Unisantis Electronics Singapore Pte Ltd. | Semiconductor device |
US20120138886A1 (en) * | 2010-12-01 | 2012-06-07 | Kuhn Kelin J | Silicon and silicon germanium nanowire structures |
US20140061862A1 (en) * | 2012-08-29 | 2014-03-06 | International Business Machines Corporation | Semiconductor fin on local oxide |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10546957B2 (en) | 2018-01-11 | 2020-01-28 | International Business Machines Corporation | Nanosheet FET including all-around source/drain contact |
US11011643B2 (en) | 2018-01-11 | 2021-05-18 | International Business Machines Corporation | Nanosheet FET including encapsulated all-around source/drain contact |
Also Published As
Publication number | Publication date |
---|---|
TWI512991B (en) | 2015-12-11 |
TW201421689A (en) | 2014-06-01 |
US20140084370A1 (en) | 2014-03-27 |
CN104584227B (en) | 2017-04-12 |
CN106941079B (en) | 2021-03-16 |
CN106941079A (en) | 2017-07-11 |
US20150255280A1 (en) | 2015-09-10 |
TW201803124A (en) | 2018-01-16 |
TWI659537B (en) | 2019-05-11 |
EP2901487A4 (en) | 2016-08-03 |
US9472399B2 (en) | 2016-10-18 |
EP2901487B1 (en) | 2022-11-30 |
CN104584227A (en) | 2015-04-29 |
KR101940935B1 (en) | 2019-01-21 |
TW201624717A (en) | 2016-07-01 |
KR20170034921A (en) | 2017-03-29 |
KR20150031446A (en) | 2015-03-24 |
EP2901487A1 (en) | 2015-08-05 |
KR101719728B1 (en) | 2017-03-24 |
WO2014051719A1 (en) | 2014-04-03 |
US9041106B2 (en) | 2015-05-26 |
TWI584480B (en) | 2017-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10847631B2 (en) | Gate-all-around (GAA) transistors with nanowires on an isolation pedestal | |
US9472399B2 (en) | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates | |
US10074573B2 (en) | CMOS nanowire structure | |
US10847653B2 (en) | Semiconductor device having metallic source and drain regions | |
US9691843B2 (en) | Common-substrate semiconductor devices having nanowires or semiconductor bodies with differing material orientation or composition | |
US20180358467A1 (en) | Non-planar semiconductor device having hybrid geometry-based active region |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |