US20150279691A1 - Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging - Google Patents
Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging Download PDFInfo
- Publication number
- US20150279691A1 US20150279691A1 US14/159,456 US201414159456A US2015279691A1 US 20150279691 A1 US20150279691 A1 US 20150279691A1 US 201414159456 A US201414159456 A US 201414159456A US 2015279691 A1 US2015279691 A1 US 2015279691A1
- Authority
- US
- United States
- Prior art keywords
- layer
- metal
- oxide
- diffusion
- oxygen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C26/00—Coating not provided for in groups C23C2/00 - C23C24/00
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C28/00—Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D
- C23C28/04—Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D only coatings of inorganic non-metallic material
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C28/00—Coating for obtaining at least two superposed coatings either by methods not provided for in a single one of groups C23C2/00 - C23C26/00 or by combinations of methods provided for in subclasses C23C and C25C or C25D
- C23C28/30—Coatings combining at least one metallic layer and at least one inorganic non-metallic layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
Definitions
- the present invention relates to semiconductor manufacturing and semiconductor devices, and more particularly to a method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging.
- Metal layers and semi-metal layers are extensively used in semiconductor devices, micro electro mechanical systems (MEMS) that are built into semiconductor chips, photovoltaics (PVs), and other integrated devices. These layers are frequently deposited by physical vapor deposition (PVD) or ionized PVD but those plasma processes can damage underlying layers and substrates. Non-plasma, thermal deposition processes such as chemical vapor deposition (CVD) and atomic layer deposition (ALD) are preferred for many applications but those processes have not been demonstrated for many chemical elements of the Periodic Table.
- PVD physical vapor deposition
- PVD physical vapor deposition
- Non-plasma, thermal deposition processes such as chemical vapor deposition (CVD) and atomic layer deposition (ALD) are preferred for many applications but those processes have not been demonstrated for many chemical elements of the Periodic Table.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- the new methods should include processes that can be easily integrated with semiconductor manufacturing schemes.
- a method for forming thin metal and semi-metal layers on a substrate by thermal remote oxygen scavenging is provided.
- the method includes forming an oxide layer containing a metal or a semi-metal on a substrate, where the semi-metal excludes silicon, forming a diffusion layer on the oxide layer, forming an oxygen scavenging layer on the diffusion layer; and performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
- the method includes forming a TiO 2 layer on the substrate, forming a diffusion layer on the TiO 2 layer, the diffusion layer containing a high-k layer abutting the TiO 2 layer and a TiN layer abutting the high-k layer, forming an oxygen scavenging layer on the diffusion layer, and performing an anneal that reduces the TiO 2 layer to a Ti layer metal by oxygen diffusion from the TiO 2 layer to the oxygen scavenging layer.
- the method includes forming an oxide layer containing a metal or a semimetal on the substrate, where the semi-metal excludes silicon, forming a diffusion layer on the oxide layer, forming an oxygen scavenging layer on the diffusion layer, and performing an anneal that partially reduces the oxide layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
- FIG. 1 is a process flow diagram for forming a thin metal or semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention.
- FIGS. 2A-2H show schematic cross-sectional views of a process flow for forming a thin metal or semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention.
- Embodiments of the invention describe methods of forming thin metal and semi-metal layers on a substrate using thermal remote oxygen scavenging that removes oxygen from an oxide layer containing the metal or semi-metal, thereby forming the corresponding metal or semi-metal layer.
- the method includes forming an oxide layer containing a metal or a semi-metal on a substrate, where the semi-metal excludes silicon, forming a diffusion layer over the oxide layer, forming an oxygen scavenging layer over the diffusion layer, and performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer through the diffusion layer to the oxygen scavenging layer.
- Table I shows relative reducing capabilities of several elements of the Periodic Table.
- the list of elements in Table I is non-exhaustive and can readily be expanded to include additional elements of the Periodic Table.
- the relative reducing capabilities were obtained by calculating the Gibbs free energy per oxygen atom for the reduction of SiO 2 to Si by a particular element at a temperature of 298 K, and then referencing the calculated Gibbs free energy to the element in Table I having the lowest reducing capability (As (gray)).
- a first element with a higher reducing capability is capable of reducing an oxide of a second element with a lower reducing capability to the corresponding unoxidized second element through thermal remote oxygen scavenging.
- the relative reducing capabilities may be used to select a layer of a first element (i.e., an oxygen scavenging layer) for chemically reducing an oxide layer of a second element to form a chemically reduced layer of the second element and an oxidized layer of the first element.
- the chemical reduction of the oxide layer is enabled by performing an anneal that results in oxygen diffusion from the oxide layer through a diffusion layer to the oxygen scavenging layer.
- a first element may be chosen that has a relative reducing capacity that is at least 50 relative reducing capability units higher than the second element.
- the anneal may only partially reduce the oxide layer and form a partially reduced oxide layer containing a stable suboxide of the oxide layer, thereby preventing complete reduction of the oxide layer to the corresponding metal or semi-metal layer.
- a suboxide e.g., B 6 O, Rb 9 O 2 , Cs 11 O 3
- a second anneal may be performed to further reduce the partially reduced oxide layer to the corresponding metal or semimetal layer by oxygen diffusion from the partially reduced oxide layer to the second oxygen scavenging layer.
- the second oxygen scavenging layer may be removed from the substrate.
- the oxygen scavenging layer and optionally the diffusion layer may be removed from the substrate before the second oxygen scavenging layer is formed over the partially reduced oxide layer. If the diffusion layer is removed from the substrate before the second oxygen scavenging layer is formed over the partially reduced oxide layer, a second diffusion layer may be formed on the partially reduced oxide layer prior to forming the second oxygen scavenging layer.
- a TiO 2 layer may be thermally reduced to a Ti metal layer using an oxygen scavenging layer containing Zr, Hf, Al, or Li, or a combination thereof.
- Non-plasma, thermal deposition processes such as CVD and ALD have not been demonstrated for Ti metal and embodiments of the invention provide a method of forming a thin Ti metal layer by thermal remote oxygen scavenging on many different types of substrates.
- FIG. 1 is a process flow diagram 100 for forming a thin metal or a semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention.
- FIG. 2A schematically shows a substrate 210 that may contain a bulk silicon substrate, a single crystal silicon (doped or undoped) substrate, a semiconductor on insulator (SOI) substrate, or any other substrate having a semiconductor material including, for example, Si, SiC, SiGe, SiGeC, Ge, GaAs, InAs, InP, as well as other III/V or II/VI compound semiconductors or any combinations thereof.
- SOI semiconductor on insulator
- the substrate 210 may contain Ge or Si x Ge 1-x compounds, where x is the atomic fraction of Si, 1 ⁇ x is the atomic fraction of Ge, and 0 ⁇ 1 ⁇ x ⁇ 1.
- the substrate 210 can contain a compressive-strained Ge layer or a tensile-strained Si x Ge 1-x (x>0.5) deposited on a relaxed Si 0.5 Ge 0.5 buffer layer.
- the substrate 210 can be of any size, for example a 200 mm substrate, a 300 mm substrate, or an even larger substrate.
- the substrate 210 can include a tensile-strained Si layer.
- the substrate 210 is not limited to semiconductor materials as other materials such as glasses, metals, and metal-containing materials may also be used.
- a film structure 201 is formed that contains an oxide layer 212 containing a metal or a semi-metal is formed on the substrate 210 .
- the oxide layer 212 contains an oxidized metal or an oxidized semi-metal (excluding Si) from the Periodic Table.
- the oxidized metal may be selected from alkali metals, alkali earth metals, transition metals, rare earth metals, and other metals (e.g., Al, Ga, In, Tl, Sn, Pb, Bi).
- the oxidized semi-metal may be selected from B, Ge, As, Sb, Te, and Po.
- Examples of the oxide layer 212 include TiO 2 , Ta 2 O 5 , CoO, Al 2 O 3 , B 2 O 3 , and Sb 2 O 3 .
- the oxide layer 212 may include a fully oxidized or a partially oxidized metal or semi-metal layer.
- a partially oxidized metal or semi-metal layer can contain a non-stoichiometric compound (e.g., Fe 0.95 O) with an elemental composition that cannot be represented by integers.
- the oxide layer 212 can include a metal or semi-metal layer having an oxidized surface portion (e.g., TiO x , x>0) and a non-oxidized interior portion (e.g., Ti metal).
- the oxidized surface portion may be formed by oxygen exposure during or following deposition of the oxide layer 212 .
- the oxide layer 212 may be deposited on the substrate 210 by any known deposition method, for example by chemical vapor deposition (CVD), atomic layer deposition (ALD), plasma-enhanced CVD (PECVD), plasma-enhanced ALD (PEALD), physical vapor deposition (PVD), ionized PVD (iPVD), evaporation, or wet deposition.
- the oxide layer 212 can, for example, have a thickness between about 0.5 nanometers (nm) and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm.
- the oxide layer 212 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments the oxide layer 212 may be thicker than about 20 nm.
- a film structure 202 is formed that includes a diffusion layer 214 on the oxide layer 212 .
- the diffusion layer 214 can contain a buffer layer, a cap layer, or a laminate containing both a buffer layer and a cap layer.
- the diffusion layer 214 contains a buffer layer or a cap layer.
- the diffusion layer 214 can include buffer layer or a cap layer that is in direct contact with the oxide layer 212 .
- the diffusion layer 214 contains a buffer layer 222 that is positioned between the oxide layer 212 and a cap layer 224 and abuts the oxide layer 212 .
- the diffusion layer 214 can include a buffer layer that contains a high-k oxide, a high-k nitride, a high-k oxynitride, or a high-k silicate.
- the buffer layer can contain hafnium, zirconium, or hafnium and zirconium, including hafnium oxide (HfO 2 ), hafnium oxynitride (HfON), hafnium silicate (HfSiO), hafnium silicon oxynitride (HfSiON), zirconium oxide (ZrO 2 ), zirconium oxynitride (ZrON), zirconium silicate (ZrSiO), zirconium silicon oxynitride (ZrSiON), hafnium zirconium oxide (HfZrO 2 ), hafnium zirconium oxynitride (HfZrON), hafnium zirconium silicate (HfZrO 2
- the diffusion layer 214 can include a buffer layer containing an oxide, nitride, oxynitride, or titanate layer containing one or more elements selected from alkali earth metals and elements selected from rare earth metals of the Periodic Table.
- Rare earth metals include yttrium (Y), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu).
- Examples of rare earth metal oxides include yttrium oxide (Y 2 O 3 ), lanthanium oxide (La 2 O 3 ) and lutetium oxide (Lu 2 O 3 ).
- titanate layers include barium titanate (BaTiO 3 ), strontium titanate (SrTiO 3 ), and barium strontium titanate (BaSrTiO 3 ).
- the diffusion layer 214 can include a high-k material doped with a rare earth metal element or an alkali earth metal element that increases oxygen diffusion through the diffusion layer 214 .
- the doped high-k material can, for example, contain a hafnium based material, a zirconium based material, or a hafnium zirconium based material.
- Non-limiting examples include yttrium doped zirconium oxide (YZrO 2 ) and yttrium doped hafnium oxide (YHfO 2 ).
- the diffusion layer 214 can include a cap layer 224 that contains a metal nitride layer (e.g., TiN, TaN, or WN), a metal carbide layer (e.g., TiC, TaC, or WC), or a metal carbonitride layer (e.g., TiCN, TaCN, or WCN), or combination thereof.
- a metal nitride layer e.g., TiN, TaN, or WN
- a metal carbide layer e.g., TiC, TaC, or WC
- a metal carbonitride layer e.g., TiCN, TaCN, or WCN
- An as-deposited cap layer may be crystalline (e.g., polycrystalline) or amorphous, but an amorphous cap layer may crystallize during a subsequent annealing process.
- a crystalline or polycrystalline cap layer e.g., a polycrystalline or crystalline TiN layer
- the diffusion layer 214 may be deposited by CVD, ALD, PECVD, PEALD, PVD, IPVD, evaporation, or wet deposition.
- the diffusion layer 214 can, for example, have a thickness between about 0.5 nm and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm. In some examples, the diffusion layer 214 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments the diffusion layer 214 may be thicker than about 20 nm.
- a film structure 203 is formed that includes an oxygen scavenging layer 216 formed on the diffusion layer 214 .
- the diffusion layer 214 separates the oxide layer 212 from the oxygen scavenging layer 216 and prevents or reduces intermixing of the oxide layer 212 and the oxygen scavenging layer 216 .
- the oxygen scavenging layer 216 contains an element that is capable of reducing the oxide layer 212 to the corresponding metal or semi-metal layer.
- the element capable of reducing the oxide layer 212 may be selected from Table I, where the element has a higher reducing capability than the element of the oxide layer 212 .
- the oxygen scavenging layer 216 may include a metal in an elemental form.
- the oxygen-scavenging layer can contain Sc, Zr, Hf, Ca, Sr, Ba, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, or Lu, or a combination thereof.
- the oxygen scavenging layer 216 may be deposited by CVD, ALD, PECVD, PEALD, PVD, IPVD, evaporation, or wet deposition.
- the oxygen scavenging layer 216 can, for example, have a thickness between about 0.5 nm and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm. In some examples, the oxygen scavenging layer 216 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments the oxygen scavenging layer 216 may be thicker than about 20 nm.
- step 108 an anneal is performed that reduces the oxide layer 212 to a corresponding metal layer or semi-metal layer by oxygen diffusion 211 from the oxide layer 212 through the diffusion layer 214 to the oxygen scavenging layer 216 .
- This is schematically shown in FIG. 2E .
- the oxygen diffusion 211 is enabled by the annealing and the relative reducing capabilities of the oxygen scavenging layer 216 and the oxide layer 212 .
- the anneal in step 108 forms a film structure 204 containing an oxidized oxygen scavenging layer 220 and a metal or semi-metal layer 218 .
- the anneal may be performed at a temperature between about 100° C. and about 1400° C., for example between about 100° C. and about 300° C., between about 300° C. and about 500° C., between about 500° C. and about 700° C., between about 700° C. and about 900° C., between about 900° C. and about 1000° C., between about 1000° C. and about 1200° C., or between about 1200° C. and about 1400° C.
- the anneal may be performed in a reduced pressure atmosphere that contains an inert gas, a reducing, or a combination of an inert gas and a reducing gas.
- an inert gas may contain Ar, He, or N 2
- a reducing gas may contain H 2 .
- the anneal in step 108 may only partially reduce the oxide layer 212 to a layer containing stable suboxides of the oxide layer 212 , thereby preventing complete reduction to the metal or semi-metal of interest.
- a suboxide contains less oxygen than the common oxide formed by an element (e.g., C 2 O 3 ). In these cases a new reducing layer element with greater relative reducing capability may be chosen.
- the oxide layer 212 can contain TiO 2
- the diffusion layer 214 can contain a buffer layer containing ZrO 2 or HfO 2 on the TiO 2
- the oxygen scavenging layer 216 can contain any element of the Periodic Table having a higher relative reducing capability than Ti. Some elements with higher relative reducing capability than Ti are listed in Table 1. Further, a cap layer containing TiN layer may be present between the buffer layer and the oxygen scavenging layer 216 . In this example, the buffer layer reduces or prevents intermixing of the TiO 2 and the TiN.
- the oxidized oxygen scavenging layer 220 and the diffusion layer 222 may be removed from the film structure 204 in FIG. 2F to form a film structure 205 containing metal or semi-metal layer 218 on the substrate 210 , as shown in FIG. 2G .
- the oxidized oxygen scavenging layer 220 and the diffusion layer 214 may be removed using standard dry or wet etching methods.
- a plurality of embodiments for methods of forming thin metal and semi-metal layers using thermal remote oxygen scavenging have been described.
- the method enables the formation of many hard to deposit metal layers and semi-metal layers by non-plasma, thermal processing that is capable of depositing those layers without damage to underlying substrates.
- the methods can easily be integrated with semiconductor manufacturing schemes.
Abstract
Methods for forming thin metal and semi-metal layers by thermal remote oxygen scavenging are described. In one embodiment, the method includes forming an oxide layer containing a metal or a semi-metal on a substrate, where the semi-metal excludes silicon, forming a diffusion layer on the oxide layer, forming an oxygen scavenging layer on the diffusion layer, and performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
Description
- This application is a continuation of co-pending U.S. patent application Ser. No. 13/363,765, entitled “METHOD OF FORMING THIN METAL AND SEMI-METAL LAYERS BY THERMAL REMOTE OXYGEN SCAVENGING”, filed on Feb. 1, 2012, the entire content of which is herein incorporated by reference in its entirety.
- The present invention relates to semiconductor manufacturing and semiconductor devices, and more particularly to a method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging.
- Metal layers and semi-metal layers are extensively used in semiconductor devices, micro electro mechanical systems (MEMS) that are built into semiconductor chips, photovoltaics (PVs), and other integrated devices. These layers are frequently deposited by physical vapor deposition (PVD) or ionized PVD but those plasma processes can damage underlying layers and substrates. Non-plasma, thermal deposition processes such as chemical vapor deposition (CVD) and atomic layer deposition (ALD) are preferred for many applications but those processes have not been demonstrated for many chemical elements of the Periodic Table.
- Accordingly, a need exists for an new method for forming metal layers and semi-metal layers on sensitive substrates by non-plasma, thermal processing that is capable of forming those layers without damage to the substrates. The new methods should include processes that can be easily integrated with semiconductor manufacturing schemes.
- A method is provided for forming thin metal and semi-metal layers on a substrate by thermal remote oxygen scavenging.
- According to one embodiment, the method includes forming an oxide layer containing a metal or a semi-metal on a substrate, where the semi-metal excludes silicon, forming a diffusion layer on the oxide layer, forming an oxygen scavenging layer on the diffusion layer; and performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
- According to another embodiment, the method includes forming a TiO2 layer on the substrate, forming a diffusion layer on the TiO2 layer, the diffusion layer containing a high-k layer abutting the TiO2 layer and a TiN layer abutting the high-k layer, forming an oxygen scavenging layer on the diffusion layer, and performing an anneal that reduces the TiO2 layer to a Ti layer metal by oxygen diffusion from the TiO2 layer to the oxygen scavenging layer.
- According to yet another embodiment, the method includes forming an oxide layer containing a metal or a semimetal on the substrate, where the semi-metal excludes silicon, forming a diffusion layer on the oxide layer, forming an oxygen scavenging layer on the diffusion layer, and performing an anneal that partially reduces the oxide layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
- In the accompanying drawings:
-
FIG. 1 is a process flow diagram for forming a thin metal or semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention; and -
FIGS. 2A-2H show schematic cross-sectional views of a process flow for forming a thin metal or semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention. - Embodiments of the invention describe methods of forming thin metal and semi-metal layers on a substrate using thermal remote oxygen scavenging that removes oxygen from an oxide layer containing the metal or semi-metal, thereby forming the corresponding metal or semi-metal layer. According to one embodiment, the method includes forming an oxide layer containing a metal or a semi-metal on a substrate, where the semi-metal excludes silicon, forming a diffusion layer over the oxide layer, forming an oxygen scavenging layer over the diffusion layer, and performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer through the diffusion layer to the oxygen scavenging layer.
- One skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details described herein, or with other replacement and/or additional methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail herein to avoid obscuring aspects of various embodiments of the invention. Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth herein in order to provide a thorough understanding of the invention. Furthermore, it is understood that the various embodiments shown in the figures are illustrative representations and are not drawn to scale.
- Table I shows relative reducing capabilities of several elements of the Periodic Table. The list of elements in Table I is non-exhaustive and can readily be expanded to include additional elements of the Periodic Table. The relative reducing capabilities were obtained by calculating the Gibbs free energy per oxygen atom for the reduction of SiO2 to Si by a particular element at a temperature of 298 K, and then referencing the calculated Gibbs free energy to the element in Table I having the lowest reducing capability (As (gray)). A first element with a higher reducing capability is capable of reducing an oxide of a second element with a lower reducing capability to the corresponding unoxidized second element through thermal remote oxygen scavenging.
- According to embodiments of the invention, the relative reducing capabilities may be used to select a layer of a first element (i.e., an oxygen scavenging layer) for chemically reducing an oxide layer of a second element to form a chemically reduced layer of the second element and an oxidized layer of the first element. The chemical reduction of the oxide layer is enabled by performing an anneal that results in oxygen diffusion from the oxide layer through a diffusion layer to the oxygen scavenging layer. In one example, a first element may be chosen that has a relative reducing capacity that is at least 50 relative reducing capability units higher than the second element.
- In some cases, the anneal may only partially reduce the oxide layer and form a partially reduced oxide layer containing a stable suboxide of the oxide layer, thereby preventing complete reduction of the oxide layer to the corresponding metal or semi-metal layer. A suboxide (e.g., B6O, Rb9O2, Cs11O3) contains less oxygen than the common oxide formed by an element. If a partially reduced oxide layer containing a stable suboxide is formed, a new second oxygen scavenging layer containing a chemical element with a higher relative reducing capability than a chemical element of the oxygen scavenging layer may be chosen and formed on the partially reduced oxide layer. Thereafter a second anneal may be performed to further reduce the partially reduced oxide layer to the corresponding metal or semimetal layer by oxygen diffusion from the partially reduced oxide layer to the second oxygen scavenging layer. Thereafter, the second oxygen scavenging layer may be removed from the substrate. In one embodiment, the oxygen scavenging layer and optionally the diffusion layer may be removed from the substrate before the second oxygen scavenging layer is formed over the partially reduced oxide layer. If the diffusion layer is removed from the substrate before the second oxygen scavenging layer is formed over the partially reduced oxide layer, a second diffusion layer may be formed on the partially reduced oxide layer prior to forming the second oxygen scavenging layer.
- According to one embodiment, a TiO2 layer may be thermally reduced to a Ti metal layer using an oxygen scavenging layer containing Zr, Hf, Al, or Li, or a combination thereof. Non-plasma, thermal deposition processes such as CVD and ALD have not been demonstrated for Ti metal and embodiments of the invention provide a method of forming a thin Ti metal layer by thermal remote oxygen scavenging on many different types of substrates.
-
TABLE 1 Relative Reducing Element Oxide Capability Sc Sc2O3 900 Y Y2O3 898 Ca CaO 894 Er Er2O3 893 Lu Lu2O3 880 Dy Dy2O3 868 Sm Sm2O3 843 Mg MgO 826 Ce Ce2O3 825 La La2O3 824 Sr SrO 811 Li Li2O 809 Hf HfO2 775 Al Al2O3 742 Zr ZrO2 730 Ti TiO2 576 Si SiO2 543 B B2O3 483 Ta Ta2O5 452 Na Na2O 438 Ga Ga2O3 353 Zn ZnO 328 Cs Cs2O 303 n In2O3 241 Ge GeO2 208 Co CoO 115 Sb Sb2O5 19 As (gray) As2O5 0 -
FIG. 1 is a process flow diagram 100 for forming a thin metal or a semi-metal layer on a substrate by thermal remote oxygen scavenging according to embodiments of the invention. Referring also toFIGS. 2A-2H ,FIG. 2A schematically shows asubstrate 210 that may contain a bulk silicon substrate, a single crystal silicon (doped or undoped) substrate, a semiconductor on insulator (SOI) substrate, or any other substrate having a semiconductor material including, for example, Si, SiC, SiGe, SiGeC, Ge, GaAs, InAs, InP, as well as other III/V or II/VI compound semiconductors or any combinations thereof. According to one embodiment, thesubstrate 210 may contain Ge or SixGe1-x compounds, where x is the atomic fraction of Si, 1−x is the atomic fraction of Ge, and 0<1−x<1. In one example, thesubstrate 210 can contain a compressive-strained Ge layer or a tensile-strained SixGe1-x (x>0.5) deposited on a relaxed Si0.5Ge0.5 buffer layer. Thesubstrate 210 can be of any size, for example a 200 mm substrate, a 300 mm substrate, or an even larger substrate. In one example, thesubstrate 210 can include a tensile-strained Si layer. Thesubstrate 210 is not limited to semiconductor materials as other materials such as glasses, metals, and metal-containing materials may also be used. - In
step 102, afilm structure 201 is formed that contains anoxide layer 212 containing a metal or a semi-metal is formed on thesubstrate 210. Theoxide layer 212 contains an oxidized metal or an oxidized semi-metal (excluding Si) from the Periodic Table. The oxidized metal may be selected from alkali metals, alkali earth metals, transition metals, rare earth metals, and other metals (e.g., Al, Ga, In, Tl, Sn, Pb, Bi). The oxidized semi-metal may be selected from B, Ge, As, Sb, Te, and Po. Examples of theoxide layer 212 include TiO2, Ta2O5, CoO, Al2O3, B2O3, and Sb2O3. - The
oxide layer 212 may include a fully oxidized or a partially oxidized metal or semi-metal layer. A partially oxidized metal or semi-metal layer can contain a non-stoichiometric compound (e.g., Fe0.95O) with an elemental composition that cannot be represented by integers. Further, theoxide layer 212 can include a metal or semi-metal layer having an oxidized surface portion (e.g., TiOx, x>0) and a non-oxidized interior portion (e.g., Ti metal). The oxidized surface portion may be formed by oxygen exposure during or following deposition of theoxide layer 212. - The
oxide layer 212 may be deposited on thesubstrate 210 by any known deposition method, for example by chemical vapor deposition (CVD), atomic layer deposition (ALD), plasma-enhanced CVD (PECVD), plasma-enhanced ALD (PEALD), physical vapor deposition (PVD), ionized PVD (iPVD), evaporation, or wet deposition. Theoxide layer 212 can, for example, have a thickness between about 0.5 nanometers (nm) and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm. In some examples, theoxide layer 212 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments theoxide layer 212 may be thicker than about 20 nm. - In
step 104, afilm structure 202 is formed that includes adiffusion layer 214 on theoxide layer 212. According to some embodiments, thediffusion layer 214 can contain a buffer layer, a cap layer, or a laminate containing both a buffer layer and a cap layer. In the embodiment shown inFIG. 2C , thediffusion layer 214 contains a buffer layer or a cap layer. As depicted inFIG. 2C , thediffusion layer 214 can include buffer layer or a cap layer that is in direct contact with theoxide layer 212. In the embodiment schematically shown inFIG. 2H , thediffusion layer 214 contains abuffer layer 222 that is positioned between theoxide layer 212 and acap layer 224 and abuts theoxide layer 212. - According to some embodiments, the
diffusion layer 214 can include a buffer layer that contains a high-k oxide, a high-k nitride, a high-k oxynitride, or a high-k silicate. The buffer layer can contain hafnium, zirconium, or hafnium and zirconium, including hafnium oxide (HfO2), hafnium oxynitride (HfON), hafnium silicate (HfSiO), hafnium silicon oxynitride (HfSiON), zirconium oxide (ZrO2), zirconium oxynitride (ZrON), zirconium silicate (ZrSiO), zirconium silicon oxynitride (ZrSiON), hafnium zirconium oxide (HfZrO2), hafnium zirconium oxynitride (HfZrON), hafnium zirconium silicate (HfZrSiO), hafnium zirconium silicon oxynitride (HfZrSiON), or a combination of two or more thereof. - According to some embodiments, the
diffusion layer 214 can include a buffer layer containing an oxide, nitride, oxynitride, or titanate layer containing one or more elements selected from alkali earth metals and elements selected from rare earth metals of the Periodic Table. Rare earth metals include yttrium (Y), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu). Examples of rare earth metal oxides include yttrium oxide (Y2O3), lanthanium oxide (La2O3) and lutetium oxide (Lu2O3). Examples of titanate layers include barium titanate (BaTiO3), strontium titanate (SrTiO3), and barium strontium titanate (BaSrTiO3). - According to some embodiments, the
diffusion layer 214 can include a high-k material doped with a rare earth metal element or an alkali earth metal element that increases oxygen diffusion through thediffusion layer 214. The doped high-k material can, for example, contain a hafnium based material, a zirconium based material, or a hafnium zirconium based material. Non-limiting examples include yttrium doped zirconium oxide (YZrO2) and yttrium doped hafnium oxide (YHfO2). - The
diffusion layer 214 can include acap layer 224 that contains a metal nitride layer (e.g., TiN, TaN, or WN), a metal carbide layer (e.g., TiC, TaC, or WC), or a metal carbonitride layer (e.g., TiCN, TaCN, or WCN), or combination thereof. An as-deposited cap layer may be crystalline (e.g., polycrystalline) or amorphous, but an amorphous cap layer may crystallize during a subsequent annealing process. A crystalline or polycrystalline cap layer (e.g., a polycrystalline or crystalline TiN layer) may allow more efficient oxygen diffusion through grain boundaries in the cap layer, compared to an amorphous cap layer. - The
diffusion layer 214 may be deposited by CVD, ALD, PECVD, PEALD, PVD, IPVD, evaporation, or wet deposition. Thediffusion layer 214 can, for example, have a thickness between about 0.5 nm and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm. In some examples, thediffusion layer 214 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments thediffusion layer 214 may be thicker than about 20 nm. - In
step 106, afilm structure 203 is formed that includes anoxygen scavenging layer 216 formed on thediffusion layer 214. Thediffusion layer 214 separates theoxide layer 212 from theoxygen scavenging layer 216 and prevents or reduces intermixing of theoxide layer 212 and theoxygen scavenging layer 216. Theoxygen scavenging layer 216 contains an element that is capable of reducing theoxide layer 212 to the corresponding metal or semi-metal layer. The element capable of reducing theoxide layer 212 may be selected from Table I, where the element has a higher reducing capability than the element of theoxide layer 212. Theoxygen scavenging layer 216 may include a metal in an elemental form. According to some embodiments of the invention, the oxygen-scavenging layer can contain Sc, Zr, Hf, Ca, Sr, Ba, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, or Lu, or a combination thereof. - The
oxygen scavenging layer 216 may be deposited by CVD, ALD, PECVD, PEALD, PVD, IPVD, evaporation, or wet deposition. Theoxygen scavenging layer 216 can, for example, have a thickness between about 0.5 nm and about 20 nm, between about 0.5 nm and about 2 nm, between about 2 nm and about 5 nm, or between about 5 nm and about 20 nm. In some examples, theoxygen scavenging layer 216 can have a thickness of less than about 20 nm, less than about 10 nm, less than about 5 nm, less than about 2 nm, or less than 1 nm. However, in some embodiments theoxygen scavenging layer 216 may be thicker than about 20 nm. - In
step 108, an anneal is performed that reduces theoxide layer 212 to a corresponding metal layer or semi-metal layer byoxygen diffusion 211 from theoxide layer 212 through thediffusion layer 214 to theoxygen scavenging layer 216. This is schematically shown inFIG. 2E . Theoxygen diffusion 211 is enabled by the annealing and the relative reducing capabilities of theoxygen scavenging layer 216 and theoxide layer 212. - As schematically shown in
FIG. 2F , the anneal instep 108 forms afilm structure 204 containing an oxidizedoxygen scavenging layer 220 and a metal orsemi-metal layer 218. The anneal may be performed at a temperature between about 100° C. and about 1400° C., for example between about 100° C. and about 300° C., between about 300° C. and about 500° C., between about 500° C. and about 700° C., between about 700° C. and about 900° C., between about 900° C. and about 1000° C., between about 1000° C. and about 1200° C., or between about 1200° C. and about 1400° C. The anneal may be performed in a reduced pressure atmosphere that contains an inert gas, a reducing, or a combination of an inert gas and a reducing gas. For example, an inert gas may contain Ar, He, or N2) and a reducing gas may contain H2. - In some cases, the anneal in
step 108 may only partially reduce theoxide layer 212 to a layer containing stable suboxides of theoxide layer 212, thereby preventing complete reduction to the metal or semi-metal of interest. A suboxide contains less oxygen than the common oxide formed by an element (e.g., C2O3). In these cases a new reducing layer element with greater relative reducing capability may be chosen. - In one example, the
oxide layer 212 can contain TiO2, thediffusion layer 214 can contain a buffer layer containing ZrO2 or HfO2 on the TiO2, and theoxygen scavenging layer 216 can contain any element of the Periodic Table having a higher relative reducing capability than Ti. Some elements with higher relative reducing capability than Ti are listed in Table 1. Further, a cap layer containing TiN layer may be present between the buffer layer and theoxygen scavenging layer 216. In this example, the buffer layer reduces or prevents intermixing of the TiO2 and the TiN. - Following the anneal in
step 108, the oxidizedoxygen scavenging layer 220 and thediffusion layer 222 may be removed from thefilm structure 204 inFIG. 2F to form afilm structure 205 containing metal orsemi-metal layer 218 on thesubstrate 210, as shown inFIG. 2G . The oxidizedoxygen scavenging layer 220 and thediffusion layer 214 may be removed using standard dry or wet etching methods. - A plurality of embodiments for methods of forming thin metal and semi-metal layers using thermal remote oxygen scavenging have been described. The method enables the formation of many hard to deposit metal layers and semi-metal layers by non-plasma, thermal processing that is capable of depositing those layers without damage to underlying substrates. The methods can easily be integrated with semiconductor manufacturing schemes.
- The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. This description and the claims following include terms that are used for descriptive purposes only and are not to be construed as limiting. For example, the term “on” as used herein (including in the claims) does not require that a film “on” a substrate is directly on and in immediate contact with the substrate; there may be a second film or other structure between the film and the substrate unless otherwise specified.
- Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (20)
1. A method of processing a substrate, comprising:
forming an oxide layer containing a metal or a semi-metal on the substrate, where the semi-metal excludes silicon;
forming a diffusion layer on the oxide layer;
forming an oxygen scavenging layer on the diffusion layer; and
performing an anneal that reduces the oxide layer to a corresponding metal or semi-metal layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
2. The method of claim 1 , wherein the oxygen-scavenging layer contains a chemical element with higher reducing capability than the metal or semi-metal of the oxide layer.
3. The method of claim 1 , wherein the diffusion layer contains a buffer layer, a cap layer, or a laminate containing a buffer layer and a cap layer.
4. The method of claim 3 , wherein the buffer layer contains a high-k oxide, a high-k nitride, a high-k oxynitride, or a high-k silicate, or a combination thereof.
5. The method of claim 4 , wherein the high-k oxide contains HfO2, ZrO2, or a combination thereof.
6. The method of claim 5 , wherein the high-k oxide is doped with a rare earth metal element or an alkali earth metal element.
7. The method of claim 4 , wherein the buffer layer contains an oxide, nitride, oxynitride, or titanate layer containing one or more elements selected from alkali earth metals and rare earth metals.
8. The method of claim 3 , wherein the cap layer contains a metal nitride layer, a metal carbide layer, or a metal carbonitride layer, or a combination thereof.
9. The method of claim 1 , wherein the diffusion layer contains a buffer layer that abuts the oxide layer, and a cap layer that abuts the buffer layer.
10. The method of claim 1 , wherein the oxide layer contains Ti, Ta, Nb, Ni, Pd, Pt, Fe, Ru, Os, Co, Rh, or Ir, or a combination thereof.
11. The method of claim 1 , wherein the oxygen-scavenging layer contains Sc, Zr, Hf, Ca, Sr, Ba, Y, La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, or Lu, or a combination thereof.
12. The method of claim 1 , wherein the oxide layer contains a non-stoichiometric metal oxide or semi-metal oxide layer.
13. The method of claim 1 , wherein the oxide layer contains TiO2 and the diffusion layer contains 1) at least one of HfO2 and ZrO2 that abut the oxide layer and 2) a TiN layer that abuts the oxygen scavenging layer.
14. The method of claim 1 , further comprising:
following the performing an anneal that reduces the oxide layer, removing the diffusion layer and the oxygen scavenging layer from the substrate.
15. A method of processing a substrate, comprising:
forming a TiO2 layer on the substrate;
forming a diffusion layer on the TiO2 layer, the diffusion layer containing a high-k layer abutting the TiO2 layer and a TiN layer abutting the high-k layer;
forming an oxygen scavenging layer on the diffusion layer; and
performing an anneal that reduces the TiO2 layer to a Ti layer by oxygen diffusion from the TiO2 layer to the oxygen scavenging layer.
16. The method of claim 15 , wherein the oxygen-scavenging layer contains a chemical element with higher reducing capability than Ti.
17. The method of claim 15 , further comprising:
following the performing an anneal that reduces the TiO2 layer, removing the diffusion layer and the oxygen scavenging layer.
18. The method of claim 15 , wherein the oxygen-scavenging layer contains Zr, Hf, Al, or Li, or a combination thereof.
19. The method of claim 15 , wherein the diffusion layer includes a high-k layer containing at least one of HfO2 and ZrO2 that abuts the oxide layer and a crystalline or a polycrystalline TiN layer that abuts the high-k layer.
20. A method of processing a substrate, comprising:
forming an oxide layer containing a metal or a semimetal on the substrate, where the semi-metal excludes silicon;
forming a diffusion layer on the oxide layer;
forming an oxygen scavenging layer on the diffusion layer; and
performing an anneal that partially reduces the oxide layer by oxygen diffusion from the oxide layer to the oxygen scavenging layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/159,456 US20150279691A1 (en) | 2012-02-01 | 2014-01-21 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/363,765 US8633118B2 (en) | 2012-02-01 | 2012-02-01 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
US14/159,456 US20150279691A1 (en) | 2012-02-01 | 2014-01-21 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/363,765 Continuation US8633118B2 (en) | 2012-02-01 | 2012-02-01 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150279691A1 true US20150279691A1 (en) | 2015-10-01 |
Family
ID=48870584
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/363,765 Expired - Fee Related US8633118B2 (en) | 2012-02-01 | 2012-02-01 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
US14/159,456 Abandoned US20150279691A1 (en) | 2012-02-01 | 2014-01-21 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/363,765 Expired - Fee Related US8633118B2 (en) | 2012-02-01 | 2012-02-01 | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging |
Country Status (1)
Country | Link |
---|---|
US (2) | US8633118B2 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103280405A (en) * | 2013-05-28 | 2013-09-04 | 清华大学 | Method of forming stacking structure of ultrathin mixed oxide layer |
JP6294151B2 (en) * | 2014-05-12 | 2018-03-14 | 東京エレクトロン株式会社 | Deposition method |
US9595593B2 (en) * | 2015-06-29 | 2017-03-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with interfacial layer and method for manufacturing the same |
US10217825B2 (en) * | 2015-11-19 | 2019-02-26 | Toyko Electron Limited | Metal-insulator-semiconductor (MIS) contacts and method of forming |
US9793397B1 (en) * | 2016-09-23 | 2017-10-17 | International Business Machines Corporation | Ferroelectric gate dielectric with scaled interfacial layer for steep sub-threshold slope field-effect transistor |
FR3057705B1 (en) * | 2016-10-13 | 2019-04-12 | Soitec | PROCESS FOR DISSOLVING A BLEED OXIDE IN A SILICON INSULATED WAFER |
TWI713117B (en) * | 2017-01-05 | 2020-12-11 | 聯華電子股份有限公司 | Method for fabricating metal gate structure |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4189331A (en) * | 1978-06-22 | 1980-02-19 | Canada Wire And Cable Limited | Oxidation resistant barrier coated copper based substrate and method for producing the same |
US6498097B1 (en) * | 1997-05-06 | 2002-12-24 | Tong Yang Cement Corporation | Apparatus and method of forming preferred orientation-controlled platinum film using oxygen |
US20050064207A1 (en) * | 2003-04-21 | 2005-03-24 | Yoshihide Senzaki | System and method for forming multi-component dielectric films |
US20060237803A1 (en) * | 2005-04-21 | 2006-10-26 | International Business Machines Corporation | ULTRA-THIN Hf-DOPED-SILICON OXYNITRIDE FILM FOR HIGH PERFORMANCE CMOS APPLICATIONS AND METHOD OF MANUFACTURE |
US20080116543A1 (en) * | 2006-11-17 | 2008-05-22 | Shrinivas Govindarajan | Semiconductor devices and methods of manufacture thereof |
US20080121963A1 (en) * | 2006-11-29 | 2008-05-29 | Shrinivas Govindarajan | Semiconductor devices and methods of manufacture thereof |
US20090002917A1 (en) * | 2007-06-28 | 2009-01-01 | Hynix Semiconductor Inc. | Capacitor in semiconductor device and method for fabricating the same |
US20100038791A1 (en) * | 2008-08-12 | 2010-02-18 | Industrial Technology Research Institute | Resistive random access memory and method for fabricating the same |
US20100044806A1 (en) * | 2008-08-21 | 2010-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit metal gate structure and method of fabrication |
US20100048010A1 (en) * | 2008-08-21 | 2010-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device gate structure including a gettering layer |
US20100133501A1 (en) * | 2006-03-30 | 2010-06-03 | Nec Corporation | Switching element and method for manufacturing switching element |
US20100187644A1 (en) * | 2007-05-15 | 2010-07-29 | Renesas Technology Corp | Manufacturing method of semiconductor device |
US20110227026A1 (en) * | 2010-03-16 | 2011-09-22 | Sekar Deepak C | Non-volatile storage with metal oxide switching element and methods for fabricating the same |
US20120187506A1 (en) * | 2007-09-10 | 2012-07-26 | International Business Machines Corporation | Metal High-K Transistor Having Silicon Sidewall For Reduced Parasitic Capacitance, and Process to Fabricate Same |
US20120207928A1 (en) * | 2009-11-09 | 2012-08-16 | American Air Liquide, Inc. | Methods of making and deposition methods using hafnium- or zirconium-containing compounds |
US20130052814A1 (en) * | 2011-08-23 | 2013-02-28 | Tokyo Electron Limited | Diffused cap layers for modifying high-k gate dielectrics and interface layers |
US20130071989A1 (en) * | 2011-09-21 | 2013-03-21 | Elpida Memory, Inc. | Single-sided non-noble metal electrode hybrid mim stack for dram devices |
US20130109147A1 (en) * | 2011-10-26 | 2013-05-02 | Micron Technology, Inc. | Methods of Forming Metal Oxide and Memory Cells |
US20130143379A1 (en) * | 2011-12-05 | 2013-06-06 | Elpida Memory, Inc. | Leakage reduction in dram mim capacitors |
US8541867B2 (en) * | 2011-06-28 | 2013-09-24 | International Business Machines Corporation | Metal insulator metal structure with remote oxygen scavenging |
US20140017403A1 (en) * | 2012-07-12 | 2014-01-16 | Schubert Chu | Methods For Depositing Oxygen Deficient Metal Films |
US8912061B2 (en) * | 2011-06-28 | 2014-12-16 | International Business Machines Corporation | Floating gate device with oxygen scavenging element |
Family Cites Families (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6387844B1 (en) * | 1994-10-31 | 2002-05-14 | Akira Fujishima | Titanium dioxide photocatalyst |
GB9826293D0 (en) * | 1998-12-01 | 1999-01-20 | Pilkington Plc | Inprovements in coating glass |
US6407435B1 (en) | 2000-02-11 | 2002-06-18 | Sharp Laboratories Of America, Inc. | Multilayer dielectric stack and method |
JP2002134739A (en) | 2000-10-19 | 2002-05-10 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
JP2002343790A (en) | 2001-05-21 | 2002-11-29 | Nec Corp | Vapor-phase deposition method of metallic compound thin film and method for manufacturing semiconductor device |
US6642131B2 (en) | 2001-06-21 | 2003-11-04 | Matsushita Electric Industrial Co., Ltd. | Method of forming a silicon-containing metal-oxide gate dielectric by depositing a high dielectric constant film on a silicon substrate and diffusing silicon from the substrate into the high dielectric constant film |
JP3746968B2 (en) * | 2001-08-29 | 2006-02-22 | 東京エレクトロン株式会社 | Insulating film forming method and forming system |
KR100415538B1 (en) | 2001-09-14 | 2004-01-24 | 주식회사 하이닉스반도체 | Capacitor with double dielectric layer and method for fabricating the same |
US6617639B1 (en) | 2002-06-21 | 2003-09-09 | Advanced Micro Devices, Inc. | Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling |
US6872613B1 (en) | 2003-09-04 | 2005-03-29 | Advanced Micro Devices, Inc. | Method for integrating metals having different work functions to form CMOS gates having a high-k gate dielectric and related structure |
US7952118B2 (en) | 2003-11-12 | 2011-05-31 | Samsung Electronics Co., Ltd. | Semiconductor device having different metal gate structures |
KR100618815B1 (en) | 2003-11-12 | 2006-08-31 | 삼성전자주식회사 | Semiconductor device having different gate dielectric layers and method for manufacturing the same |
US7078278B2 (en) | 2004-04-28 | 2006-07-18 | Advanced Micro Devices, Inc. | Dual-metal CMOS transistors with tunable gate electrode work function and method of making the same |
JP4785180B2 (en) * | 2004-09-10 | 2011-10-05 | 富士通セミコンダクター株式会社 | Ferroelectric memory, multilevel data recording method, and multilevel data reading method |
US7138680B2 (en) | 2004-09-14 | 2006-11-21 | Infineon Technologies Ag | Memory device with floating gate stack |
US7291526B2 (en) | 2004-12-06 | 2007-11-06 | Infineon Technologies Ag | Semiconductor device and method of manufacture thereof |
US7091568B2 (en) | 2004-12-22 | 2006-08-15 | Freescale Semiconductor, Inc. | Electronic device including dielectric layer, and a process for forming the electronic device |
US7316962B2 (en) | 2005-01-07 | 2008-01-08 | Infineon Technologies Ag | High dielectric constant materials |
US7160779B2 (en) * | 2005-02-23 | 2007-01-09 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric |
US7498247B2 (en) | 2005-02-23 | 2009-03-03 | Micron Technology, Inc. | Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics |
US7446380B2 (en) | 2005-04-29 | 2008-11-04 | International Business Machines Corporation | Stabilization of flatband voltages and threshold voltages in hafnium oxide based silicon transistors for CMOS |
US20060289948A1 (en) | 2005-06-22 | 2006-12-28 | International Business Machines Corporation | Method to control flatband/threshold voltage in high-k metal gated stacks and structures thereof |
US7550346B2 (en) * | 2005-08-03 | 2009-06-23 | Dongbu Electronics Co., Ltd. | Method for forming a gate dielectric of a semiconductor device |
US7226831B1 (en) * | 2005-12-27 | 2007-06-05 | Intel Corporation | Device with scavenging spacer layer |
US20070178634A1 (en) | 2006-01-31 | 2007-08-02 | Hyung Suk Jung | Cmos semiconductor devices having dual work function metal gate stacks |
US20070237697A1 (en) | 2006-03-31 | 2007-10-11 | Tokyo Electron Limited | Method of forming mixed rare earth oxide and aluminate films by atomic layer deposition |
US7767262B2 (en) | 2006-09-29 | 2010-08-03 | Tokyo Electron Limited | Nitrogen profile engineering in nitrided high dielectric constant films |
US7790628B2 (en) | 2007-08-16 | 2010-09-07 | Tokyo Electron Limited | Method of forming high dielectric constant films using a plurality of oxidation sources |
US7772073B2 (en) | 2007-09-28 | 2010-08-10 | Tokyo Electron Limited | Semiconductor device containing a buried threshold voltage adjustment layer and method of forming |
US20090108294A1 (en) | 2007-10-30 | 2009-04-30 | International Business Machines Corporation | Scalable high-k dielectric gate stack |
TWI492367B (en) | 2007-12-03 | 2015-07-11 | Renesas Electronics Corp | Method of manufacturing cmos semiconductor device |
US8021939B2 (en) | 2007-12-12 | 2011-09-20 | International Business Machines Corporation | High-k dielectric and metal gate stack with minimal overlap with isolation region and related methods |
EP2112686B1 (en) | 2008-04-22 | 2011-10-12 | Imec | Method for fabricating a dual workfunction semiconductor device made thereof |
US7888195B2 (en) | 2008-08-26 | 2011-02-15 | United Microelectronics Corp. | Metal gate transistor and method for fabricating the same |
US8202773B2 (en) | 2008-08-29 | 2012-06-19 | Texas Instruments Incorporated | Engineered oxygen profile in metal gate electrode and nitrided high-k gate dielectrics structure for high performance PMOS devices |
EP2166562B1 (en) * | 2008-09-22 | 2019-03-20 | IMEC vzw | Method for forming a capacitor having a strontium titanium oxide dielectric layer by means of ALD |
US8643113B2 (en) | 2008-11-21 | 2014-02-04 | Texas Instruments Incorporated | Structure and method for metal gate stack oxygen concentration control using an oxygen diffusion barrier layer and a sacrificial oxygen gettering layer |
US8461758B2 (en) * | 2008-12-19 | 2013-06-11 | E I Du Pont De Nemours And Company | Buffer bilayers for electronic devices |
US8309419B2 (en) | 2009-02-04 | 2012-11-13 | Freescale Semiconductor, Inc. | CMOS integration with metal gate and doped high-K oxides |
US7989902B2 (en) | 2009-06-18 | 2011-08-02 | International Business Machines Corporation | Scavenging metal stack for a high-k gate dielectric |
DE102009031155B4 (en) | 2009-06-30 | 2012-02-23 | GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG | Adjusting a threshold voltage for complex transistors by diffusing a metal species into the gate dielectric prior to the gate patterning |
DE102009047310B4 (en) | 2009-11-30 | 2013-06-06 | Globalfoundries Dresden Module One Limited Liability Company & Co. Kg | Work function setting in high ε gate stack for devices with different threshold voltages |
US8536654B2 (en) * | 2010-01-13 | 2013-09-17 | Texas Instruments Incorporated | Structure and method for dual work function metal gate CMOS with selective capping |
FR2965661A1 (en) * | 2010-10-04 | 2012-04-06 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING MOS TRANSISTORS WITH DIFFERENT TYPES OF GRID STACKS |
US8546211B2 (en) | 2010-11-17 | 2013-10-01 | International Business Machines Corporation | Replacement gate having work function at valence band edge |
US20120280288A1 (en) * | 2011-05-04 | 2012-11-08 | International Business Machines Corporation | Inversion thickness reduction in high-k gate stacks formed by replacement gate processes |
-
2012
- 2012-02-01 US US13/363,765 patent/US8633118B2/en not_active Expired - Fee Related
-
2014
- 2014-01-21 US US14/159,456 patent/US20150279691A1/en not_active Abandoned
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4189331A (en) * | 1978-06-22 | 1980-02-19 | Canada Wire And Cable Limited | Oxidation resistant barrier coated copper based substrate and method for producing the same |
US6498097B1 (en) * | 1997-05-06 | 2002-12-24 | Tong Yang Cement Corporation | Apparatus and method of forming preferred orientation-controlled platinum film using oxygen |
US20050064207A1 (en) * | 2003-04-21 | 2005-03-24 | Yoshihide Senzaki | System and method for forming multi-component dielectric films |
US20060237803A1 (en) * | 2005-04-21 | 2006-10-26 | International Business Machines Corporation | ULTRA-THIN Hf-DOPED-SILICON OXYNITRIDE FILM FOR HIGH PERFORMANCE CMOS APPLICATIONS AND METHOD OF MANUFACTURE |
US20100133501A1 (en) * | 2006-03-30 | 2010-06-03 | Nec Corporation | Switching element and method for manufacturing switching element |
US20080116543A1 (en) * | 2006-11-17 | 2008-05-22 | Shrinivas Govindarajan | Semiconductor devices and methods of manufacture thereof |
US20080121963A1 (en) * | 2006-11-29 | 2008-05-29 | Shrinivas Govindarajan | Semiconductor devices and methods of manufacture thereof |
US20100187644A1 (en) * | 2007-05-15 | 2010-07-29 | Renesas Technology Corp | Manufacturing method of semiconductor device |
US20090002917A1 (en) * | 2007-06-28 | 2009-01-01 | Hynix Semiconductor Inc. | Capacitor in semiconductor device and method for fabricating the same |
US20120187506A1 (en) * | 2007-09-10 | 2012-07-26 | International Business Machines Corporation | Metal High-K Transistor Having Silicon Sidewall For Reduced Parasitic Capacitance, and Process to Fabricate Same |
US20100038791A1 (en) * | 2008-08-12 | 2010-02-18 | Industrial Technology Research Institute | Resistive random access memory and method for fabricating the same |
US20100044806A1 (en) * | 2008-08-21 | 2010-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit metal gate structure and method of fabrication |
US20100048010A1 (en) * | 2008-08-21 | 2010-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device gate structure including a gettering layer |
US20120207928A1 (en) * | 2009-11-09 | 2012-08-16 | American Air Liquide, Inc. | Methods of making and deposition methods using hafnium- or zirconium-containing compounds |
US20130221311A1 (en) * | 2010-03-16 | 2013-08-29 | Sandisk 3D Llc | Trap passivation in memory cell with metal oxide switching element |
US20110227026A1 (en) * | 2010-03-16 | 2011-09-22 | Sekar Deepak C | Non-volatile storage with metal oxide switching element and methods for fabricating the same |
US8541867B2 (en) * | 2011-06-28 | 2013-09-24 | International Business Machines Corporation | Metal insulator metal structure with remote oxygen scavenging |
US8912061B2 (en) * | 2011-06-28 | 2014-12-16 | International Business Machines Corporation | Floating gate device with oxygen scavenging element |
US20130052814A1 (en) * | 2011-08-23 | 2013-02-28 | Tokyo Electron Limited | Diffused cap layers for modifying high-k gate dielectrics and interface layers |
US20130071989A1 (en) * | 2011-09-21 | 2013-03-21 | Elpida Memory, Inc. | Single-sided non-noble metal electrode hybrid mim stack for dram devices |
US20130109147A1 (en) * | 2011-10-26 | 2013-05-02 | Micron Technology, Inc. | Methods of Forming Metal Oxide and Memory Cells |
US20130143379A1 (en) * | 2011-12-05 | 2013-06-06 | Elpida Memory, Inc. | Leakage reduction in dram mim capacitors |
US20140017403A1 (en) * | 2012-07-12 | 2014-01-16 | Schubert Chu | Methods For Depositing Oxygen Deficient Metal Films |
Also Published As
Publication number | Publication date |
---|---|
US20130196515A1 (en) | 2013-08-01 |
US8633118B2 (en) | 2014-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20150279691A1 (en) | Method of forming thin metal and semi-metal layers by thermal remote oxygen scavenging | |
US8865581B2 (en) | Hybrid gate last integration scheme for multi-layer high-k gate stacks | |
CN100485936C (en) | Semiconductor structure and method of manufacture thereof | |
US20020089023A1 (en) | Low leakage current metal oxide-nitrides and method of fabricating same | |
US6559014B1 (en) | Preparation of composite high-K / standard-K dielectrics for semiconductor devices | |
US7518199B2 (en) | Insulating film containing an additive element and semiconductor device | |
US7432548B2 (en) | Silicon lanthanide oxynitride films | |
US7544604B2 (en) | Tantalum lanthanide oxynitride films | |
CN1992275B (en) | High performance circuit with metal and polygate electrodes and method for fabricating the same | |
US20090294924A1 (en) | Hafnium lanthanide oxynitride films | |
US20150255267A1 (en) | Atomic Layer Deposition of Aluminum-doped High-k Films | |
JP2007208256A (en) | Semiconductor device having a plurality of metal layers stacked therein | |
KR102646792B1 (en) | Semiconductor device and method of manufacturing the same | |
CN101599436A (en) | Be used for metal gate structure of MOS device and preparation method thereof | |
US20150146341A1 (en) | ALD dielectric films with leakage-reducing impurity layers | |
JP2006080409A (en) | Semiconductor device and manufacturing method thereof | |
JP5262233B2 (en) | Capacitor structure with zirconium nitride interface layer | |
US20060234436A1 (en) | Method of forming a semiconductor device having a high-k dielectric | |
JP2016146382A (en) | Mos capacitor and mosfet | |
US20080308896A1 (en) | Integrated circuit device comprising a gate electrode structure and corresponding method of fabrication | |
US11935934B2 (en) | Semiconductor device and method for fabricating the same | |
EP3799538A1 (en) | Thin film structure and electronic device including the same | |
EP2337064B1 (en) | Dielectric layer for flash memory device and method for manufacturing thereof | |
KR20120068567A (en) | Method for preparing multi-component thin film | |
JP2008135760A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CLARK, ROBERT D.;REEL/FRAME:032353/0065 Effective date: 20120130 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |