US20150221730A1 - Carbon addition for low resistivity in situ doped silicon epitaxy - Google Patents

Carbon addition for low resistivity in situ doped silicon epitaxy Download PDF

Info

Publication number
US20150221730A1
US20150221730A1 US14/688,512 US201514688512A US2015221730A1 US 20150221730 A1 US20150221730 A1 US 20150221730A1 US 201514688512 A US201514688512 A US 201514688512A US 2015221730 A1 US2015221730 A1 US 2015221730A1
Authority
US
United States
Prior art keywords
silicon
phosphorus
film
epitaxial
epitaxial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/688,512
Inventor
Zhiyuan Ye
Xuebin Li
Saurabh Chopra
Yihwan Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Priority to US14/688,512 priority Critical patent/US20150221730A1/en
Assigned to APPLIED MATERIALS, INC. reassignment APPLIED MATERIALS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOPRA, SAURABH, KIM, YIHWAN, LI, XUEBIN, YE, ZHIYUAN
Publication of US20150221730A1 publication Critical patent/US20150221730A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02529—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/167—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled

Definitions

  • Embodiments of the invention generally relate to the field of semiconductor manufacturing processes and devices, more particularly, to methods of depositing silicon-containing films for forming semiconductor devices.
  • CMOS complementary metal-oxide semiconductor
  • junction depth As smaller devices are manufactured, ultra shallow source/drain junctions are becoming more challenging to produce. Generally, sub-100 nm CMOS (complementary metal-oxide semiconductor) devices require a junction depth to be less than 30 nanometers. However, ultra shallow source/drain junctions inevitably result in increased series resistance.
  • One approach for reducing series resistance includes heavily doping the epitaxial films used in forming the device. However, heavily doped films can degrade film quality due to dopant surface poisoning and increased film roughness. Additionally, high dopant levels achieved during cyclical deposition processes may result surface segregation during etching and purge steps.
  • Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers.
  • the methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer.
  • the second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions.
  • the substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon.
  • the carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations.
  • the increased phosphorus concentrations reduce the resistivity of the final device.
  • the devices include epitaxial layers having a resistivity of less than about 0.381 milliohm-centimeters.
  • a method of forming a layer on a substrate includes forming a first epitaxial layer and a first silicon-containing layer on the substrate.
  • the first epitaxial layer and the first silicon-containing layer comprise carbon and a first concentration of phosphorus.
  • the method also includes forming a second epitaxial layer over the first epitaxial layer and forming a second silicon-containing layer over the first silicon-containing layer.
  • the second epitaxial layer and the second silicon-containing layer are formed simultaneously.
  • Each of the second epitaxial layer and the second silicon-containing layer comprise carbon and a second concentration of phosphorus less than the first concentration of phosphorus.
  • the substrate is then exposed to an etchant to selectively remove the second silicon epitaxial layer, the first silicon-containing layer, and the second silicon-containing layer.
  • a method of forming a layer on a substrate comprises forming a first epitaxial layer and a first silicon-containing layer on the substrate.
  • the first epitaxial layer and the first silicon-containing layer comprise carbon and a phosphorus concentration of about 1 ⁇ 10 19 atoms per cubic centimeter to about 2.5 ⁇ 10 21 atoms per cubic centimeter.
  • a second epitaxial layer is then formed over the first epitaxial layer and a second silicon-containing layer is then formed over the first silicon-containing layer.
  • the second epitaxial layer and the second silicon-containing layer are formed simultaneously, and each of the second epitaxial layer and the second silicon-containing layer comprise carbon and a second concentration of phosphorus less than the first phosphorus concentration.
  • the substrate is then exposed to an etchant to selectively remove the second silicon epitaxial layer, the first silicon-containing layer, and the second silicon-containing layer.
  • a device in another embodiment, comprises a monocrystalline silicon substrate and an epitaxially-grown silicon film comprising phosphorus and carbon.
  • the phosphorus is present within the epitaxially-grown silicon film in a concentration of about 5 ⁇ 10 20 atoms per cubic centimeter or greater.
  • the carbon is present within the epitaxially-grown silicon film in a concentration within a range from about 0.1 atomic percent to about 0.3 atomic percent.
  • the epitaxially-grown silicon film has a resistivity of less than about 0.381 m ⁇ -cm.
  • FIGS. 1A-1E are schematic illustrations of a device during an epitaxial formation process.
  • FIG. 2 is a flow diagram illustrating a method of forming an epitaxial layer on a device.
  • Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers.
  • the methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer.
  • the second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions.
  • the substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon.
  • the carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations.
  • the increased phosphorus concentrations reduce the resistivity of the final device.
  • the devices include epitaxial layers having a resistivity of less than about 0.381 milliohm-centimeters.
  • Embodiments of the present invention may be practiced in the CENTURA® RP Epi chamber available from Applied Materials, Inc., of Santa Clara, Calif. It is contemplated that other chambers, including those available from other manufacturers, may be used to practice embodiments of the invention.
  • FIGS. 1A-1E are schematic illustrations of a device 110 during an epitaxial formation process.
  • FIG. 1A depicts source/drain features 132 formed by implanting ions into the surface of a substrate 130 .
  • the substrate 130 is generally a monocrystalline silicon substrate.
  • the source/drain features 132 may include an n-type dopant, such as phosphorus, while the substrate 130 includes p-type dopant.
  • the source/drain features 132 may contain a p-type dopant while the substrate 130 contains an n-type dopant.
  • the segments of source/drain features 132 are bridged by a gate 136 formed on a gate oxide layer 135 and off-set layer 134 .
  • the gate oxide layer 135 is composed of silicon dioxide, but may alternatively be formed from silicon oxynitride or hafnium oxide.
  • the gate 136 is formed from amorphous silicon, but may also be formed from polysilicon.
  • the off-set layer 134 is formed from silicon nitride.
  • FIG. 1B illustrates a first epitaxial layer 140 formed on the device 110 .
  • the first epitaxial layer 140 is deposited on the source/drain features 132 of the device 110 .
  • the first epitaxial layer 140 adheres to and grows from the crystal lattice of the underlying layers (e.g., the source/drain features 132 ) and maintains this arrangement as the first epitaxial layer increases in thickness.
  • a first silicon-containing layer 142 is also grown on the gate 136 at the same time that the first epitaxial layer 140 is formed.
  • the first silicon-containing layer 142 may be polycrystalline or amorphous silicon, depending upon the material of the gate 136 .
  • the first epitaxial layer 140 and the first silicon-containing layer 142 are doped with one or more dopants, such as phosphorus and carbon, during deposition.
  • the first epitaxial layer 140 and the first silicon-containing layer 142 are doped to a phosphorus concentration of about 1 ⁇ 10 19 atoms/cm 3 to about 2.5 ⁇ 10 21 atoms/cm 3 .
  • the first epitaxial layer 140 and the first silicon-containing layer 142 may have a phosphorus concentration of about 5 ⁇ 10 20 atoms/cm 3 or greater.
  • the first epitaxial layer 140 and the first silicon-containing layer 142 may have a carbon concentration less than about 0.5 atomic percent, for example, between about 0.1 atomic percent and about 0.3 atomic percent.
  • the resistance of the device 110 increases due to the competition for activation between carbon atoms and phosphorus atoms.
  • higher concentrations of phosphorus for example, greater than about 5 ⁇ 10 20 atoms/cm 3 , reduces electrical resistance within the device 110 .
  • high concentrations of dopants such as phosphorus degrade epitaxial film quality by increasing film haziness, or by poisoning the substrate surface (e.g., reducing or preventing epitaxial growth on the surface) due to the diffusion of the dopant atoms during processing.
  • phosphorus atoms which migrate to the surface of the film are etched away. Since some of the phosphorus dopant atoms are removed during the etching step, the phosphorus dopant concentration within the film is reduced, and the resistivity of the film is increased.
  • the addition of carbon to the film mitigates the problems commonly associated with higher phosphorus dopant concentrations.
  • the inclusion of small amounts of carbon (e.g., generally less than about 0.5 atomic percent) into the deposited films reduces the diffusion of phosphorus or other dopants within the deposited film. Therefore, substrate surface poisoning due to dopant diffusion, as well as dopant concentration reduction during etching steps, is reduced. This results in a film having a higher dopant concentration, and thus, reduced resistivity.
  • FIG. 1D illustrates the device 110 subsequent to the deposition of a second epitaxial layer 144 and a second silicon-containing layer 146 on the upper surfaces of the first epitaxial layer 140 and the first silicon-containing layer 142 , respectively.
  • the second epitaxial layer 144 and the second silicon-containing layer 146 also contain phosphorus and carbon.
  • the second epitaxial layer 144 and the second silicon-containing layer 146 generally have the same concentration of carbon as the first epitaxial layer 140 and the first silicon-containing layer 142 .
  • the second epitaxial layer 144 and the second silicon-containing layer 146 have a lower phosphorus concentration than the first epitaxial layer 140 and the first silicon-containing layer 142 .
  • the second epitaxial layer 144 and the second silicon-containing layer 146 may have a phosphorus concentration less than about 5 ⁇ 10 20 atoms/cm 3 , such as about 1 ⁇ 10 20 atoms/cm 3 to about 3 ⁇ 10 20 atoms/cm 3 .
  • Embodiments of the invention utilize multiple layers having different dopant concentrations in order to promote selective etching.
  • epitaxially-grown silicon etches at a different rate than polysilicon or amorphous silicon.
  • undesirable amorphous silicon or polysilicon can be removed from a device by controlling etching chemistry to remove the amorphous or polysilicon at a faster rate than the epitaxially-grown silicon; thereby leaving the epitaxially-grown silicon on the substrate.
  • first epitaxial layer 140 having a monocrystalline silicon lattice
  • first silicon-containing layer 142 amorphous silicon or polysilicon
  • the first epitaxial layer 140 and the first silicon-containing layer 142 would be removed at approximately the same rate when exposed to an etchant due to the relatively high phosphorus concentration present in each of the layers 140 and 142 .
  • only removal of the amorphous silicon or polysilicon is desired.
  • deposited layers having a relatively lower phosphorus concentration such as about 3 ⁇ 10 20 atoms/cm 3 or less
  • the second epitaxial layer 144 and the second silicon-containing layer 146 maintain selectivity when exposed to an etchant.
  • the second epitaxial layer 144 and the second silicon-containing layer 146 are initially subjected to the etching gas.
  • the second silicon-containing layer 146 is removed at a greater rate than the second epitaxial layer 144 due to the selectivity of epitaxial silicon as compared to amorphous silicon or polysilicon when using lower dopant concentrations (e.g., less than about 3 ⁇ 10 20 atoms/cm 3 ). Because of this selectivity, the second silicon-containing layer 146 is removed, exposing the first silicon-containing layer 142 prior to removal of the second epitaxial layer 144 . As the etching process is continued to remove the first silicon-containing layer 142 , the second epitaxial layer 144 is also continually etched.
  • the second epitaxial layer 144 is removed in approximately the same amount of time as is required to remove both the second silicon-containing layer 146 and the first silicon-containing layer 142 . Therefore, only the first epitaxial layer 140 is left on the substrate surface.
  • the use of two layers of varying phosphorus concentrations assists in the selective removal of amorphous silicon and polysilicon when utilizing increased dopant concentrations.
  • FIG. 1E illustrates the device 110 after the first silicon-containing layer 142 , the second silicon containing layer 146 , and the second epitaxial layer 144 have been selectively etched from the surface of the substrate 130 .
  • the first epitaxial layer 140 which has a relatively high phosphorus concentration, remains on the surface of the substrate 130 .
  • FIG. 2 is a flow diagram illustrating a method of forming an epitaxial layer on a device.
  • a substrate is positioned within a process chamber, such as an epitaxial growth chamber, and the substrate is heated to a predetermined temperature.
  • the predetermined temperature is generally within a range from about 500° C. to about 900° C., such as about 500° C. to about 750° C.
  • a first epitaxial layer and a first silicon-containing layer are deposited on a surface of the substrate.
  • a silicon precursor e.g., silane
  • a phosphorus-containing gas e.g., phosphine
  • a carbon-containing gas e.g., methylsilane, dimethylsilane, or trimethylsilane.
  • a carrier gas e.g., H 2 and/or N 2
  • H 2 and/or N 2 may be flow into the process chamber with any of the silicon precursor, the phosphorus-containing gas, or the carbon-containing gas.
  • the mixture of reagents is thermally driven to react and deposit the first epitaxial layer and the first silicon-containing layer on the substrate surface.
  • the first epitaxial layer and the first silicon-containing layer are deposited to a thickness within a range from about 10 angstroms to about 1000 angstroms, such as about 20 angstroms to about 200 angstroms.
  • the first epitaxial layer and the first silicon-containing layer may be deposited to a thickness of about 30 angstroms.
  • the flow rate of the silicon precursor is within a range from about 50 sccm to about 200 sccm, while the flow rate of the carrier gas is within a range from about 3 slm to about 30 slm.
  • the flow rate of the phosphorus-containing gas is within a range from about 12 sccm to about 16 sccm.
  • the flow rate of the carbon-containing gas is within a range from about 5 sccm to about 15 sccm. It is contemplated that other silicon, carbon, and phosphorus sources can be used as alternatives or in addition to those listed above.
  • a second epitaxial layer and a second silicon-containing layer are simultaneously deposited on the first epitaxial layer and the first silicon-containing layer.
  • the second epitaxial layer and the second silicon-containing layer are deposited to a thickness within a range from about 10 angstroms to about 2000 angstroms, such as 40 angstroms to about 400 angstroms.
  • the second epitaxial layer and the second silicon-containing layer may be deposited to a thickness of about 50 angstroms.
  • the second epitaxial layer and the second silicon-containing layer are deposited to a thickness greater than the first epitaxial layer and the first silicon-containing layer.
  • the desired thicknesses of the layers may be adjusted to accommodate differences in etching rates between the layers.
  • the second epitaxial layer and the second silicon-containing layer may not always have a thickness greater than the first epitaxial layer and the first silicon-containing layer.
  • the same precursor gases used to deposit the first epitaxial layer and the first silicon-containing layer are also used to deposit the second epitaxial layer and the second silicon-containing layer.
  • the precursor gases are provided at similar flow rates when depositing the second epitaxial layer and the second silicon-containing layer.
  • the flow rate of the phosphorus-containing gas is reduced so that the concentration of phosphorus within the second epitaxial layer and the second silicon-containing layer is less than the phosphorus concentration within the first epitaxial layer and the first silicon-containing layer.
  • the flow rate of the phosphorus-containing gas is reduced to within a range of about 2 sccm to about 6 sccm.
  • the second epitaxial layer and the second silicon-containing layer have a lower concentration of phosphorus as compared to the first epitaxial layer and the first silicon-containing layer in order to maintain etching selectivity between the epitaxial layer and amorphous silicon or polysilicon during a subsequent etching step.
  • a substrate is exposed to an etchant to selectively etch the first and second silicon-containing layers, as well as the second epitaxial layer, from the substrate.
  • an etchant to selectively etch the first and second silicon-containing layers, as well as the second epitaxial layer, from the substrate.
  • Suitable etchants include HCl, HF, HBr, CCl 4 , Cl 2 , and combinations thereof.
  • the etchant is provided to the processing chamber at a flow rate within a range from about 30 sccm to about 20,000 sccm, depending upon the processing temperature and the etchant used.
  • the first epitaxial layer may be slightly over-etched to ensure that the entire second epitaxial layer is removed from the surface of the first epitaxial layer. Presence of the second epitaxial layer, which has a lower phosphorus concentration than the first epitaxial layer, would undesirably increase the resistance of the device if allowed to remain on the substrate.
  • Example 1 1 0.26 731 0.345 16
  • Example 2 ⁇ 1 0.55 747 0.384 15
  • Example 3 ⁇ 1 0.58 902 0.381 15
  • Example 4 ⁇ 1 0.6 1081 0.389 15
  • Example 5 >10 0 541 0.386 14
  • Example 6 >5 0 432 0.385 14
  • Example 7 >2 0 495 0.389 12
  • Table 1 illustrates several examples of the properties of epitaxial films produced according to embodiments described herein.
  • Example 1 an epitaxial film is produced while providing 16 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 731 angstroms.
  • the epitaxial film of Example 1 has a carbon concentration of 0.26 atomic percent, a resistance of 0.345 milliohm-centimeter (m ⁇ -cm), and haze of about 1 part per million.
  • m ⁇ -cm milliohm-centimeter
  • Example 2 an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 747 angstroms.
  • the epitaxial film of Example 2 has a carbon concentration of 0.55 atomic percent, a resistance of 0.384 m ⁇ -cm, and haze of less than 1 part per million.
  • Example 3 an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 902 angstroms.
  • the epitaxial film of Example 3 has a carbon concentration of 0.58 atomic percent, a resistance of 0.381 m ⁇ -cm, and haze of less than 1 part per million. Thus, using embodiments described herein, epitaxial films having a resistance of 0.381 m ⁇ -cm or less can be achieved.
  • Example 4 an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 1081 angstroms. The epitaxial film of Example 4 has a carbon concentration of 0.6 atomic percent, a resistance of 0.389 m ⁇ -cm, and haze of about 1 part per million.
  • Example 5 an epitaxial film is produced while providing 14 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 541 angstroms. The epitaxial film of Example 5 has a resistance of 0.386 m ⁇ -cm, and haze of greater than 10 parts per million. It is to be noted that the exclusion of carbon from the epitaxial film increases the haze of the film.
  • Example 6 an epitaxial film is produced while providing 14 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 432 angstroms. The epitaxial film of Example 6 has a resistance of 0.385 m ⁇ -cm, and haze of greater than 5 parts per million. Thus, even at reduced phosphorus concentrations, epitaxial films which do not include carbon experience relatively greater hazing.
  • Example 7 an epitaxial film is produced while providing 12 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 495 angstroms. The epitaxial film of Example 7 has a resistance of 0.389 m ⁇ -cm, and haze greater than 2 parts per million.
  • the addition of carbon to an epitaxially grown film reduces the haze of the film.
  • the haze of a film is indicative of the planarity or reflectivity of the deposited film, and thus, is also indicative of the quality of the film.
  • a higher value of haze indicates a greater degree of off-axis light scattering produced by the surface texture of the epitaxial layer. Surface roughness indicates a lower quality film, with a haze of about 1 part per million or less being desirable.
  • high concentrations of dopants such as phosphorus cause film degradation, as shown in Example 5. It is believed that the haze of the film is improved due to carbon addition because the carbon slows the diffusion rate of the dopant within the film.
  • a desirable range for carbon concentrations is from about 0.1 atomic percent to about 0.3 atomic percent, and more desirably, about 0.2 atomic percent to about 0.3 atomic percent.
  • dopant material may be any dopant material.
  • dopant materials may be used.
  • Benefits of the invention include, but are not limited to low resistance, high quality silicon epitaxial films.
  • the incorporation of carbon into deposited films allows for higher dopant concentrations to be utilized by reducing dopant diffusion, thereby resulting in higher quality films (e.g., reduced haze).
  • the higher dopant concentrations result in reduced resistivity in the deposited layers.
  • Selectivity of the highly-doped epitaxial layers is maintained using a multi-layered approach, wherein the multiple layers have varying concentrations of dopant.

Abstract

Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers. The methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer. The second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions. The substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon. The carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations. The increased phosphorus concentrations reduce the resistivity of the final device. The devices include epitaxial layers having a resistivity of less than about 0.381 milliohm-centimeters.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of copending U.S. patent application Ser. No. 13/193,566 filed Jul. 28, 2011, which claims benefit of U.S. Provisional Patent Application Ser. No. 61/437,436, filed Jan. 28, 2011. The aforementioned applications are herein incorporated by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • Embodiments of the invention generally relate to the field of semiconductor manufacturing processes and devices, more particularly, to methods of depositing silicon-containing films for forming semiconductor devices.
  • 2. Description of the Related Art
  • As smaller devices are manufactured, ultra shallow source/drain junctions are becoming more challenging to produce. Generally, sub-100 nm CMOS (complementary metal-oxide semiconductor) devices require a junction depth to be less than 30 nanometers. However, ultra shallow source/drain junctions inevitably result in increased series resistance. One approach for reducing series resistance includes heavily doping the epitaxial films used in forming the device. However, heavily doped films can degrade film quality due to dopant surface poisoning and increased film roughness. Additionally, high dopant levels achieved during cyclical deposition processes may result surface segregation during etching and purge steps.
  • Therefore, there is a need for forming high quality epitaxial films having reduced resistivity.
    • SUMMARY OF THE INVENTION
  • Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers. The methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer. The second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions. The substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon. The carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations. The increased phosphorus concentrations reduce the resistivity of the final device. The devices include epitaxial layers having a resistivity of less than about 0.381 milliohm-centimeters.
  • In one embodiment, a method of forming a layer on a substrate is provided. The method includes forming a first epitaxial layer and a first silicon-containing layer on the substrate. The first epitaxial layer and the first silicon-containing layer comprise carbon and a first concentration of phosphorus. The method also includes forming a second epitaxial layer over the first epitaxial layer and forming a second silicon-containing layer over the first silicon-containing layer. The second epitaxial layer and the second silicon-containing layer are formed simultaneously. Each of the second epitaxial layer and the second silicon-containing layer comprise carbon and a second concentration of phosphorus less than the first concentration of phosphorus. The substrate is then exposed to an etchant to selectively remove the second silicon epitaxial layer, the first silicon-containing layer, and the second silicon-containing layer.
  • In another embodiment, a method of forming a layer on a substrate comprises forming a first epitaxial layer and a first silicon-containing layer on the substrate. The first epitaxial layer and the first silicon-containing layer comprise carbon and a phosphorus concentration of about 1×1019 atoms per cubic centimeter to about 2.5×1021 atoms per cubic centimeter. A second epitaxial layer is then formed over the first epitaxial layer and a second silicon-containing layer is then formed over the first silicon-containing layer. The second epitaxial layer and the second silicon-containing layer are formed simultaneously, and each of the second epitaxial layer and the second silicon-containing layer comprise carbon and a second concentration of phosphorus less than the first phosphorus concentration. The substrate is then exposed to an etchant to selectively remove the second silicon epitaxial layer, the first silicon-containing layer, and the second silicon-containing layer.
  • In another embodiment, a device is provided. The device comprises a monocrystalline silicon substrate and an epitaxially-grown silicon film comprising phosphorus and carbon. The phosphorus is present within the epitaxially-grown silicon film in a concentration of about 5×1020 atoms per cubic centimeter or greater. The carbon is present within the epitaxially-grown silicon film in a concentration within a range from about 0.1 atomic percent to about 0.3 atomic percent. The epitaxially-grown silicon film has a resistivity of less than about 0.381 mΩ-cm.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
  • FIGS. 1A-1E are schematic illustrations of a device during an epitaxial formation process.
  • FIG. 2 is a flow diagram illustrating a method of forming an epitaxial layer on a device.
    •
  • To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.
    • DETAILED DESCRIPTION
  • Embodiments of the present invention generally relate to methods of forming epitaxial layers and devices having epitaxial layers. The methods generally include forming a first epitaxial layer including phosphorus and carbon on a substrate, and then forming a second epitaxial layer including phosphorus and carbon on the first epitaxial layer. The second epitaxial layer has a lower phosphorus concentration than the first epitaxial layer, which allows for selective etching of the second epitaxial layer and undesired amorphous silicon or polysilicon deposited during the depositions. The substrate is then exposed to an etchant to remove the second epitaxial layer and undesired amorphous silicon or polysilicon. The carbon present in the first and second epitaxial layers reduces phosphorus diffusion, which allows for higher phosphorus doping concentrations. The increased phosphorus concentrations reduce the resistivity of the final device. The devices include epitaxial layers having a resistivity of less than about 0.381 milliohm-centimeters.
  • Embodiments of the present invention may be practiced in the CENTURA® RP Epi chamber available from Applied Materials, Inc., of Santa Clara, Calif. It is contemplated that other chambers, including those available from other manufacturers, may be used to practice embodiments of the invention.
  • FIGS. 1A-1E are schematic illustrations of a device 110 during an epitaxial formation process. FIG. 1A depicts source/drain features 132 formed by implanting ions into the surface of a substrate 130. The substrate 130 is generally a monocrystalline silicon substrate. The source/drain features 132 may include an n-type dopant, such as phosphorus, while the substrate 130 includes p-type dopant. Alternatively, the source/drain features 132 may contain a p-type dopant while the substrate 130 contains an n-type dopant. The segments of source/drain features 132 are bridged by a gate 136 formed on a gate oxide layer 135 and off-set layer 134. The gate oxide layer 135 is composed of silicon dioxide, but may alternatively be formed from silicon oxynitride or hafnium oxide. The gate 136 is formed from amorphous silicon, but may also be formed from polysilicon. The off-set layer 134 is formed from silicon nitride.
  • As shown in FIG. 1B, a portion of the source/drain features 132 is etched and wet-cleaned to produce a recess 138. A portion of the gate 136 may also be etched, or optionally a hardmask may be deposited prior to etching to avoid gate material removal. FIG. 1C illustrates a first epitaxial layer 140 formed on the device 110. The first epitaxial layer 140 is deposited on the source/drain features 132 of the device 110. The first epitaxial layer 140 adheres to and grows from the crystal lattice of the underlying layers (e.g., the source/drain features 132) and maintains this arrangement as the first epitaxial layer increases in thickness. Likewise, a first silicon-containing layer 142 is also grown on the gate 136 at the same time that the first epitaxial layer 140 is formed. The first silicon-containing layer 142 may be polycrystalline or amorphous silicon, depending upon the material of the gate 136.
  • The first epitaxial layer 140 and the first silicon-containing layer 142 are doped with one or more dopants, such as phosphorus and carbon, during deposition. When using phosphorus as a dopant, the first epitaxial layer 140 and the first silicon-containing layer 142 are doped to a phosphorus concentration of about 1×1019 atoms/cm3 to about 2.5×1021 atoms/cm3. For example, the first epitaxial layer 140 and the first silicon-containing layer 142 may have a phosphorus concentration of about 5×1020 atoms/cm3 or greater. The first epitaxial layer 140 and the first silicon-containing layer 142 may have a carbon concentration less than about 0.5 atomic percent, for example, between about 0.1 atomic percent and about 0.3 atomic percent. When the first epitaxial layer 140 is doped to a carbon concentration of about 0.5 atomic percent or greater, the resistance of the device 110 increases due to the competition for activation between carbon atoms and phosphorus atoms.
  • The inclusion of higher concentrations of phosphorus, for example, greater than about 5×1020 atoms/cm3, reduces electrical resistance within the device 110. However, high concentrations of dopants such as phosphorus degrade epitaxial film quality by increasing film haziness, or by poisoning the substrate surface (e.g., reducing or preventing epitaxial growth on the surface) due to the diffusion of the dopant atoms during processing. Furthermore, during etching steps commonly associated with epitaxial growth, phosphorus atoms which migrate to the surface of the film are etched away. Since some of the phosphorus dopant atoms are removed during the etching step, the phosphorus dopant concentration within the film is reduced, and the resistivity of the film is increased.
  • However, the addition of carbon to the film mitigates the problems commonly associated with higher phosphorus dopant concentrations. The inclusion of small amounts of carbon (e.g., generally less than about 0.5 atomic percent) into the deposited films reduces the diffusion of phosphorus or other dopants within the deposited film. Therefore, substrate surface poisoning due to dopant diffusion, as well as dopant concentration reduction during etching steps, is reduced. This results in a film having a higher dopant concentration, and thus, reduced resistivity.
  • FIG. 1D illustrates the device 110 subsequent to the deposition of a second epitaxial layer 144 and a second silicon-containing layer 146 on the upper surfaces of the first epitaxial layer 140 and the first silicon-containing layer 142, respectively. The second epitaxial layer 144 and the second silicon-containing layer 146 also contain phosphorus and carbon. The second epitaxial layer 144 and the second silicon-containing layer 146 generally have the same concentration of carbon as the first epitaxial layer 140 and the first silicon-containing layer 142. However, the second epitaxial layer 144 and the second silicon-containing layer 146 have a lower phosphorus concentration than the first epitaxial layer 140 and the first silicon-containing layer 142. For example, the second epitaxial layer 144 and the second silicon-containing layer 146 may have a phosphorus concentration less than about 5×1020 atoms/cm3, such as about 1×1020 atoms/cm3 to about 3×1020 atoms/cm3.
  • Embodiments of the invention utilize multiple layers having different dopant concentrations in order to promote selective etching. Generally, epitaxially-grown silicon etches at a different rate than polysilicon or amorphous silicon. Thus, undesirable amorphous silicon or polysilicon can be removed from a device by controlling etching chemistry to remove the amorphous or polysilicon at a faster rate than the epitaxially-grown silicon; thereby leaving the epitaxially-grown silicon on the substrate. However, deposited layers having high phosphorus concentrations, such as about 5×1020 atoms/cm3 or greater (e.g., to the first epitaxial layer 140 and the first silicon-containing layer 142), experience reduced selectivity with respect to the etching rates of epitaxially-grown silicon films as compared to amorphous or polysilicon films. Thus, the first epitaxial layer 140 (having a monocrystalline silicon lattice) and the first silicon-containing layer 142 (amorphous silicon or polysilicon) would be removed at approximately the same rate when exposed to an etchant due to the relatively high phosphorus concentration present in each of the layers 140 and 142. Generally, only removal of the amorphous silicon or polysilicon is desired.
  • In contrast, deposited layers having a relatively lower phosphorus concentration, such as about 3×1020 atoms/cm3 or less (e.g., the second epitaxial layer 144 and the second silicon-containing layer 146), maintain selectivity when exposed to an etchant. During etching, the second epitaxial layer 144 and the second silicon-containing layer 146, being on the exposed top surface of the device 110, are initially subjected to the etching gas. The second silicon-containing layer 146 is removed at a greater rate than the second epitaxial layer 144 due to the selectivity of epitaxial silicon as compared to amorphous silicon or polysilicon when using lower dopant concentrations (e.g., less than about 3×1020 atoms/cm3). Because of this selectivity, the second silicon-containing layer 146 is removed, exposing the first silicon-containing layer 142 prior to removal of the second epitaxial layer 144. As the etching process is continued to remove the first silicon-containing layer 142, the second epitaxial layer 144 is also continually etched. Desirably, the second epitaxial layer 144 is removed in approximately the same amount of time as is required to remove both the second silicon-containing layer 146 and the first silicon-containing layer 142. Therefore, only the first epitaxial layer 140 is left on the substrate surface. Thus, the use of two layers of varying phosphorus concentrations assists in the selective removal of amorphous silicon and polysilicon when utilizing increased dopant concentrations.
  • FIG. 1E illustrates the device 110 after the first silicon-containing layer 142, the second silicon containing layer 146, and the second epitaxial layer 144 have been selectively etched from the surface of the substrate 130. The first epitaxial layer 140, which has a relatively high phosphorus concentration, remains on the surface of the substrate 130.
  • FIG. 2 is a flow diagram illustrating a method of forming an epitaxial layer on a device. In step 250, a substrate is positioned within a process chamber, such as an epitaxial growth chamber, and the substrate is heated to a predetermined temperature. The predetermined temperature is generally within a range from about 500° C. to about 900° C., such as about 500° C. to about 750° C.
  • In step 252, a first epitaxial layer and a first silicon-containing layer are deposited on a surface of the substrate. During the deposition, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a phosphorus-containing gas (e.g., phosphine), and a carbon-containing gas (e.g., methylsilane, dimethylsilane, or trimethylsilane). Optionally, a carrier gas (e.g., H2 and/or N2) may be flow into the process chamber with any of the silicon precursor, the phosphorus-containing gas, or the carbon-containing gas.
  • The mixture of reagents is thermally driven to react and deposit the first epitaxial layer and the first silicon-containing layer on the substrate surface. The first epitaxial layer and the first silicon-containing layer are deposited to a thickness within a range from about 10 angstroms to about 1000 angstroms, such as about 20 angstroms to about 200 angstroms. For example, the first epitaxial layer and the first silicon-containing layer may be deposited to a thickness of about 30 angstroms. The flow rate of the silicon precursor is within a range from about 50 sccm to about 200 sccm, while the flow rate of the carrier gas is within a range from about 3 slm to about 30 slm. The flow rate of the phosphorus-containing gas is within a range from about 12 sccm to about 16 sccm. The flow rate of the carbon-containing gas is within a range from about 5 sccm to about 15 sccm. It is contemplated that other silicon, carbon, and phosphorus sources can be used as alternatives or in addition to those listed above.
  • In step 254, a second epitaxial layer and a second silicon-containing layer are simultaneously deposited on the first epitaxial layer and the first silicon-containing layer. The second epitaxial layer and the second silicon-containing layer are deposited to a thickness within a range from about 10 angstroms to about 2000 angstroms, such as 40 angstroms to about 400 angstroms. For example, the second epitaxial layer and the second silicon-containing layer may be deposited to a thickness of about 50 angstroms. Generally, the second epitaxial layer and the second silicon-containing layer are deposited to a thickness greater than the first epitaxial layer and the first silicon-containing layer. However, it is contemplated that the desired thicknesses of the layers may be adjusted to accommodate differences in etching rates between the layers. Thus, the second epitaxial layer and the second silicon-containing layer may not always have a thickness greater than the first epitaxial layer and the first silicon-containing layer.
  • The same precursor gases used to deposit the first epitaxial layer and the first silicon-containing layer are also used to deposit the second epitaxial layer and the second silicon-containing layer. Generally, the precursor gases are provided at similar flow rates when depositing the second epitaxial layer and the second silicon-containing layer. However, the flow rate of the phosphorus-containing gas is reduced so that the concentration of phosphorus within the second epitaxial layer and the second silicon-containing layer is less than the phosphorus concentration within the first epitaxial layer and the first silicon-containing layer. During deposition of the second epitaxial layer and the second silicon-containing layer, the flow rate of the phosphorus-containing gas is reduced to within a range of about 2 sccm to about 6 sccm. The second epitaxial layer and the second silicon-containing layer have a lower concentration of phosphorus as compared to the first epitaxial layer and the first silicon-containing layer in order to maintain etching selectivity between the epitaxial layer and amorphous silicon or polysilicon during a subsequent etching step.
  • In step 256, a substrate is exposed to an etchant to selectively etch the first and second silicon-containing layers, as well as the second epitaxial layer, from the substrate. Thus, only the first epitaxial layer (having a high phosphorus concentration for reduced resistivity) remains on the substrate surface after the etching processing. Suitable etchants include HCl, HF, HBr, CCl4, Cl2, and combinations thereof. The etchant is provided to the processing chamber at a flow rate within a range from about 30 sccm to about 20,000 sccm, depending upon the processing temperature and the etchant used. Optionally, the first epitaxial layer may be slightly over-etched to ensure that the entire second epitaxial layer is removed from the surface of the first epitaxial layer. Presence of the second epitaxial layer, which has a lower phosphorus concentration than the first epitaxial layer, would undesirably increase the resistance of the device if allowed to remain on the substrate.
  • TABLE 1
    Haze PH3 Flow
    (parts per Percent Thickness Resistivity Rate
    million) Carbon (angstroms) (mΩ-cm) (sccm)
    Example 1 1 0.26 731 0.345 16
    Example 2 <1 0.55 747 0.384 15
    Example 3 <1 0.58 902 0.381 15
    Example 4 <1 0.6 1081 0.389 15
    Example 5 >10 0 541 0.386 14
    Example 6 >5 0 432 0.385 14
    Example 7 >2 0 495 0.389 12
  • Table 1 illustrates several examples of the properties of epitaxial films produced according to embodiments described herein. In Example 1, an epitaxial film is produced while providing 16 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 731 angstroms. The epitaxial film of Example 1 has a carbon concentration of 0.26 atomic percent, a resistance of 0.345 milliohm-centimeter (mΩ-cm), and haze of about 1 part per million. Thus, using embodiments described herein, epitaxial films having a resistance of 0.345 mΩ-cm or less can be achieved.
  • In Example 2, an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 747 angstroms. The epitaxial film of Example 2 has a carbon concentration of 0.55 atomic percent, a resistance of 0.384 mΩ-cm, and haze of less than 1 part per million. In Example 3, an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 902 angstroms. The epitaxial film of Example 3 has a carbon concentration of 0.58 atomic percent, a resistance of 0.381 mΩ-cm, and haze of less than 1 part per million. Thus, using embodiments described herein, epitaxial films having a resistance of 0.381 mΩ-cm or less can be achieved.
  • In Example 4, an epitaxial film is produced while providing 15 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus and carbon. After selective etching, the epitaxial film has a thickness of 1081 angstroms. The epitaxial film of Example 4 has a carbon concentration of 0.6 atomic percent, a resistance of 0.389 mΩ-cm, and haze of about 1 part per million. In Example 5, an epitaxial film is produced while providing 14 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 541 angstroms. The epitaxial film of Example 5 has a resistance of 0.386 mΩ-cm, and haze of greater than 10 parts per million. It is to be noted that the exclusion of carbon from the epitaxial film increases the haze of the film.
  • In Example 6, an epitaxial film is produced while providing 14 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 432 angstroms. The epitaxial film of Example 6 has a resistance of 0.385 mΩ-cm, and haze of greater than 5 parts per million. Thus, even at reduced phosphorus concentrations, epitaxial films which do not include carbon experience relatively greater hazing. In Example 7, an epitaxial film is produced while providing 12 sccm of phosphine to a processing chamber to deposit a silicon epitaxial film containing phosphorus. After selective etching, the epitaxial film has a thickness of 495 angstroms. The epitaxial film of Example 7 has a resistance of 0.389 mΩ-cm, and haze greater than 2 parts per million.
  • As can be seen in Table 1, the addition of carbon to an epitaxially grown film reduces the haze of the film. The haze of a film is indicative of the planarity or reflectivity of the deposited film, and thus, is also indicative of the quality of the film. A higher value of haze indicates a greater degree of off-axis light scattering produced by the surface texture of the epitaxial layer. Surface roughness indicates a lower quality film, with a haze of about 1 part per million or less being desirable. Generally, high concentrations of dopants such as phosphorus cause film degradation, as shown in Example 5. It is believed that the haze of the film is improved due to carbon addition because the carbon slows the diffusion rate of the dopant within the film. Since carbon addition allows a higher concentration of dopant to be used while maintaining film quality, resistance is reduced. As shown in the column labeled “Resistivity”, the inclusion of carbon in the epitaxial film allows a greater concentration of dopant to be used while still maintaining acceptable film haziness. However, as can be seen, the resistance of the film increases when carbon concentrations within the film exceed 0.5 atomic percent. Therefore, a desirable range for carbon concentrations is from about 0.1 atomic percent to about 0.3 atomic percent, and more desirably, about 0.2 atomic percent to about 0.3 atomic percent.
  • Although embodiments are described herein as utilizing phosphorus as dopant material, it is contemplated that other dopant materials may be used. For example, it is contemplated that arsenic, boron, and germanium, among other materials, may be used as a dopant.
  • Benefits of the invention include, but are not limited to low resistance, high quality silicon epitaxial films. The incorporation of carbon into deposited films allows for higher dopant concentrations to be utilized by reducing dopant diffusion, thereby resulting in higher quality films (e.g., reduced haze). The higher dopant concentrations result in reduced resistivity in the deposited layers. Selectivity of the highly-doped epitaxial layers is maintained using a multi-layered approach, wherein the multiple layers have varying concentrations of dopant.
  • While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims (20)

We claim:
1. A device, comprising:
a substrate; and
an epitaxially-grown film disposed on the substrate, the epitaxially-grown film comprising a first dopant and carbon, wherein the first dopant is present within the epitaxially-grown film in a concentration of about 1×1019 atoms per cubic centimeter to about 2.5×1021 atoms per cubic centimeter, and the carbon is present within the epitaxially-grown film in a concentration less than about 0.5 atomic percent, and further wherein the epitaxially-grown film has a resistivity less than about 0.381 milliohm-centimeters.
2. The device of claim 1, wherein the first dopant is phosphorus.
3. The device of claim 1, wherein the carbon is present within the epitaxially-grown film in a concentration within a range from about 0.1 atomic percent to about 0.3 atomic percent.
4. The device of claim 1, wherein the substrate is a monocrystalline substrate.
5. The device of claim 4, wherein the substrate comprises silicon.
6. The device of claim 4, wherein the epitaxially-grown film comprises silicon.
7. The device of claim 1, wherein the epitaxially-grown film has a resistivity less than about 0.345 milliohm-centimeters.
8. The device of claim 2, wherein the carbon concentration is within a range from about 0.2 atomic percent to about 0.3 atomic percent.
9. A device, comprising:
a substrate; and
an epitaxially-grown film disposed on the substrate, the epitaxially-grown film comprising phosphorus and carbon, wherein the phosphorus is present within the epitaxially-grown film in a concentration of about 5×1020 atoms per cubic centimeter or greater, and the carbon is present within the epitaxially-grown film in a concentration within a range from about 0.1 atomic percent to about 0.3 atomic percent, and further wherein the epitaxially-grown film has a resistivity less than about 0.381 milliohm-centimeters.
10. The device of claim 9, wherein the substrate is a monocrystalline substrate.
11. The device of claim 10, wherein the substrate comprises silicon.
12. The device of claim 9, wherein the epitaxially-grown film comprises silicon.
13. The device of claim 9, wherein the epitaxially-grown film has a resistivity less than about 0.345 milliohm-centimeters.
14. The device of claim 13, wherein the carbon concentration is within a range from about 0.2 atomic percent to about 0.3 atomic percent.
15. The device of claim 9, wherein the carbon concentration is within a range from about 0.2 atomic percent to about 0.3 atomic percent.
16. A device, comprising:
a monocrystalline silicon substrate; and
an epitaxially-grown silicon film disposed on the monocrystalline silicon substrate, the epitaxially grown silicon film comprising phosphorus and carbon, wherein the phosphorus is present within the epitaxially-grown silicon film in a concentration of about 5×1020 atoms per cubic centimeter or greater, and the carbon is present within the epitaxially-grown silicon film in a concentration within a range from about 0.1 atomic percent to about 0.3 atomic percent, and further wherein the epitaxially-grown silicon film has a resistivity less than about 0.381 milliohm-centimeters.
17. The device of claim 16, wherein the epitaxially-grown silicon film has a resistivity less than about 0.345 milliohm-centimeters.
18. The device of claim 17, wherein the carbon concentration is within a range from about 0.2 atomic percent to about 0.3 atomic percent.
19. The device of claim 16, wherein the monocrystalline silicon substrate comprises a source or drain feature, and the epitaxially-grown silicon film is disposed on the source or drain feature.
20. The device of claim 16, wherein the epitaxially-grown silicon film has a haze of about 1 part per million or less.
US14/688,512 2011-01-28 2015-04-16 Carbon addition for low resistivity in situ doped silicon epitaxy Abandoned US20150221730A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/688,512 US20150221730A1 (en) 2011-01-28 2015-04-16 Carbon addition for low resistivity in situ doped silicon epitaxy

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201161437436P 2011-01-28 2011-01-28
US13/193,566 US9012328B2 (en) 2011-01-28 2011-07-28 Carbon addition for low resistivity in situ doped silicon epitaxy
US14/688,512 US20150221730A1 (en) 2011-01-28 2015-04-16 Carbon addition for low resistivity in situ doped silicon epitaxy

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/193,566 Division US9012328B2 (en) 2011-01-28 2011-07-28 Carbon addition for low resistivity in situ doped silicon epitaxy

Publications (1)

Publication Number Publication Date
US20150221730A1 true US20150221730A1 (en) 2015-08-06

Family

ID=46576597

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/193,566 Active 2031-11-29 US9012328B2 (en) 2011-01-28 2011-07-28 Carbon addition for low resistivity in situ doped silicon epitaxy
US14/688,512 Abandoned US20150221730A1 (en) 2011-01-28 2015-04-16 Carbon addition for low resistivity in situ doped silicon epitaxy

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/193,566 Active 2031-11-29 US9012328B2 (en) 2011-01-28 2011-07-28 Carbon addition for low resistivity in situ doped silicon epitaxy

Country Status (3)

Country Link
US (2) US9012328B2 (en)
TW (1) TWI559373B (en)
WO (1) WO2012102755A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105990121B (en) * 2015-02-02 2019-03-29 中芯国际集成电路制造(上海)有限公司 The forming method of doped polysilicon layer and the forming method of semiconductor devices

Citations (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5904769A (en) * 1996-01-12 1999-05-18 Toshiba Ceramics Co., Ltd. Epitaxial growth method
US6217650B1 (en) * 1998-06-16 2001-04-17 Komatsu Electronic Metals Co., Ltd. Epitaxial-wafer fabricating process
US6329088B1 (en) * 1999-06-24 2001-12-11 Advanced Technology Materials, Inc. Silicon carbide epitaxial layers grown on substrates offcut towards <1{overscore (1)}00>
US6335269B1 (en) * 1998-09-04 2002-01-01 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
US6503079B2 (en) * 2001-01-15 2003-01-07 Hitachi Kokusai Electric Inc. Substrate processing apparatus and method for manufacturing semiconductor device
US6514424B2 (en) * 2000-05-11 2003-02-04 WACKER SILTRONIC GESELLSCHAFT FüR HALBLEITERMATERIALIEN AG Process for the double-side polishing of semiconductor wafers and carrier for carrying out the process
US6596095B2 (en) * 2000-05-08 2003-07-22 Memc Electronic Materials, Inc. Epitaxial silicon wafer free from autodoping and backside halo and a method and apparatus for the preparation thereof
US6630024B2 (en) * 2000-05-25 2003-10-07 WACKER SILTRONIC GESELLSCHAFT FüR HALBLEITERMATERIALIEN AG Method for the production of an epitaxially grown semiconductor wafer
US6738683B1 (en) * 2000-09-05 2004-05-18 Cxe Equipment Services, Llc Apparatus and method for cleaning a bell jar in a barrel epitaxial reactor
US6743495B2 (en) * 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
US20050079690A1 (en) * 2002-12-06 2005-04-14 Akihiko Suka Method for producing silicon epitaxial wafer
US6899762B2 (en) * 1999-08-13 2005-05-31 Siltronic Ag Epitaxially coated semiconductor wafer and process for producing it
US6995077B2 (en) * 1999-12-16 2006-02-07 Siltronic Ag Epitaxially coated semiconductor wafer and process for producing it
US7008881B2 (en) * 2002-04-17 2006-03-07 Tokyo Electron Limited Method for forming silicon epitaxial layer
US20060131665A1 (en) * 2004-11-18 2006-06-22 Murthy Anand S Method for forming an integrated circuit
US7084048B2 (en) * 2004-05-07 2006-08-01 Memc Electronic Materials, Inc. Process for metallic contamination reduction in silicon wafers
US20060185688A1 (en) * 2005-02-24 2006-08-24 Hitachi Cable, Ltd. Semiconductor wafer cleaning method and wafer cleaned by same method
US20060205194A1 (en) * 2005-02-04 2006-09-14 Matthias Bauer Methods of depositing electrically active doped crystalline Si-containing films
US20070281411A1 (en) * 2006-06-06 2007-12-06 Anand Murthy Formation of strain-inducing films
US20080022924A1 (en) * 2006-07-31 2008-01-31 Applied Materials, Inc. Methods of forming carbon-containing silicon epitaxial layers
US20080044932A1 (en) * 2006-03-24 2008-02-21 Samoilov Arkadii V Carbon precursors for use during silicon epitaxial film formation
US20080053368A1 (en) * 2006-09-05 2008-03-06 Shuichi Inami Method for producing silicon single crystal and method for producing silicon wafer
US20080138955A1 (en) * 2006-12-12 2008-06-12 Zhiyuan Ye Formation of epitaxial layer containing silicon
US7659207B2 (en) * 2005-09-22 2010-02-09 Siltronic Ag Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafer
US7682940B2 (en) * 2004-12-01 2010-03-23 Applied Materials, Inc. Use of Cl2 and/or HCl during silicon epitaxial film formation
US7776723B2 (en) * 2005-02-07 2010-08-17 Samsung Electronics Co., Ltd. Method of manufacturing an epitaxial semiconductor substrate and method of manufacturing a semiconductor device
US7829939B1 (en) * 2009-04-20 2010-11-09 International Business Machines Corporation MOSFET including epitaxial halo region
US7833883B2 (en) * 2007-03-28 2010-11-16 Intel Corporation Precursor gas mixture for depositing an epitaxial carbon-doped silicon film
US7833348B2 (en) * 2005-09-21 2010-11-16 Sumco Corporation Temperature control method of epitaxial growth apparatus
US20100288192A1 (en) * 2007-12-21 2010-11-18 Sumco Corporation Method for manufacturing epitaxial silicon wafer
US7838398B2 (en) * 2006-11-22 2010-11-23 Siltronic Ag Epitaxially coated semiconductor wafer and device and method for producing an epitaxially coated semiconductor wafer
US7947546B2 (en) * 2005-10-31 2011-05-24 Chartered Semiconductor Manufacturing, Ltd. Implant damage control by in-situ C doping during SiGe epitaxy for device applications
US8030184B2 (en) * 2007-12-13 2011-10-04 Sumco Corporation Epitaxial wafer and method of producing the same
US8367528B2 (en) * 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US8394196B2 (en) * 2006-12-12 2013-03-12 Applied Materials, Inc. Formation of in-situ phosphorus doped epitaxial layer containing silicon and carbon
US8685845B2 (en) * 2010-08-20 2014-04-01 International Business Machines Corporation Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas
US8831899B2 (en) * 2008-10-31 2014-09-09 Hitachi High-Technologies Corporation Inspecting apparatus and an inspecting method
US8852349B2 (en) * 2006-09-15 2014-10-07 Applied Materials, Inc. Wafer processing hardware for epitaxial deposition with reduced auto-doping and backside defects
US8999798B2 (en) * 2009-12-17 2015-04-07 Applied Materials, Inc. Methods for forming NMOS EPI layers
US9273414B2 (en) * 2009-11-16 2016-03-01 Sumco Corporation Epitaxial growth apparatus and epitaxial growth method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3544833B2 (en) * 1997-09-18 2004-07-21 株式会社東芝 Semiconductor device and manufacturing method thereof
US6576535B2 (en) 2001-04-11 2003-06-10 Texas Instruments Incorporated Carbon doped epitaxial layer for high speed CB-CMOS
US6762469B2 (en) 2002-04-19 2004-07-13 International Business Machines Corporation High performance CMOS device structure with mid-gap metal gate
US7166528B2 (en) * 2003-10-10 2007-01-23 Applied Materials, Inc. Methods of selective deposition of heavily doped epitaxial SiGe
KR100593736B1 (en) * 2004-06-17 2006-06-28 삼성전자주식회사 Methods of selectively forming an epitaxial semiconductor layer on a single crystal semiconductor and semiconductor devices manufactured using the same
KR100632465B1 (en) * 2005-07-26 2006-10-09 삼성전자주식회사 Semiconductor device and fabrication method thereof
US7364976B2 (en) * 2006-03-21 2008-04-29 Intel Corporation Selective etch for patterning a semiconductor film deposited non-selectively
US8278176B2 (en) * 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
US7960236B2 (en) 2006-12-12 2011-06-14 Applied Materials, Inc. Phosphorus containing Si epitaxial layers in N-type source/drain junctions
JPWO2011078240A1 (en) * 2009-12-22 2013-05-09 キヤノンアネルバ株式会社 Method for selective growth of doped epitaxial film and selective growth apparatus for doped epitaxial film

Patent Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5904769A (en) * 1996-01-12 1999-05-18 Toshiba Ceramics Co., Ltd. Epitaxial growth method
US6217650B1 (en) * 1998-06-16 2001-04-17 Komatsu Electronic Metals Co., Ltd. Epitaxial-wafer fabricating process
US6335269B1 (en) * 1998-09-04 2002-01-01 Canon Kabushiki Kaisha Semiconductor substrate and method for producing the same
US6329088B1 (en) * 1999-06-24 2001-12-11 Advanced Technology Materials, Inc. Silicon carbide epitaxial layers grown on substrates offcut towards <1{overscore (1)}00>
US6899762B2 (en) * 1999-08-13 2005-05-31 Siltronic Ag Epitaxially coated semiconductor wafer and process for producing it
US6995077B2 (en) * 1999-12-16 2006-02-07 Siltronic Ag Epitaxially coated semiconductor wafer and process for producing it
US6596095B2 (en) * 2000-05-08 2003-07-22 Memc Electronic Materials, Inc. Epitaxial silicon wafer free from autodoping and backside halo and a method and apparatus for the preparation thereof
US6514424B2 (en) * 2000-05-11 2003-02-04 WACKER SILTRONIC GESELLSCHAFT FüR HALBLEITERMATERIALIEN AG Process for the double-side polishing of semiconductor wafers and carrier for carrying out the process
US6630024B2 (en) * 2000-05-25 2003-10-07 WACKER SILTRONIC GESELLSCHAFT FüR HALBLEITERMATERIALIEN AG Method for the production of an epitaxially grown semiconductor wafer
US6738683B1 (en) * 2000-09-05 2004-05-18 Cxe Equipment Services, Llc Apparatus and method for cleaning a bell jar in a barrel epitaxial reactor
US6503079B2 (en) * 2001-01-15 2003-01-07 Hitachi Kokusai Electric Inc. Substrate processing apparatus and method for manufacturing semiconductor device
US6743495B2 (en) * 2001-03-30 2004-06-01 Memc Electronic Materials, Inc. Thermal annealing process for producing silicon wafers with improved surface characteristics
US7008881B2 (en) * 2002-04-17 2006-03-07 Tokyo Electron Limited Method for forming silicon epitaxial layer
US20050079690A1 (en) * 2002-12-06 2005-04-14 Akihiko Suka Method for producing silicon epitaxial wafer
US7084048B2 (en) * 2004-05-07 2006-08-01 Memc Electronic Materials, Inc. Process for metallic contamination reduction in silicon wafers
US20060131665A1 (en) * 2004-11-18 2006-06-22 Murthy Anand S Method for forming an integrated circuit
US7682940B2 (en) * 2004-12-01 2010-03-23 Applied Materials, Inc. Use of Cl2 and/or HCl during silicon epitaxial film formation
US20060205194A1 (en) * 2005-02-04 2006-09-14 Matthias Bauer Methods of depositing electrically active doped crystalline Si-containing films
US7438760B2 (en) * 2005-02-04 2008-10-21 Asm America, Inc. Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US7776723B2 (en) * 2005-02-07 2010-08-17 Samsung Electronics Co., Ltd. Method of manufacturing an epitaxial semiconductor substrate and method of manufacturing a semiconductor device
US20060185688A1 (en) * 2005-02-24 2006-08-24 Hitachi Cable, Ltd. Semiconductor wafer cleaning method and wafer cleaned by same method
US7833348B2 (en) * 2005-09-21 2010-11-16 Sumco Corporation Temperature control method of epitaxial growth apparatus
US7659207B2 (en) * 2005-09-22 2010-02-09 Siltronic Ag Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafer
US7947546B2 (en) * 2005-10-31 2011-05-24 Chartered Semiconductor Manufacturing, Ltd. Implant damage control by in-situ C doping during SiGe epitaxy for device applications
US20080044932A1 (en) * 2006-03-24 2008-02-21 Samoilov Arkadii V Carbon precursors for use during silicon epitaxial film formation
US20070281411A1 (en) * 2006-06-06 2007-12-06 Anand Murthy Formation of strain-inducing films
US20080022924A1 (en) * 2006-07-31 2008-01-31 Applied Materials, Inc. Methods of forming carbon-containing silicon epitaxial layers
US20080053368A1 (en) * 2006-09-05 2008-03-06 Shuichi Inami Method for producing silicon single crystal and method for producing silicon wafer
US8852349B2 (en) * 2006-09-15 2014-10-07 Applied Materials, Inc. Wafer processing hardware for epitaxial deposition with reduced auto-doping and backside defects
US7838398B2 (en) * 2006-11-22 2010-11-23 Siltronic Ag Epitaxially coated semiconductor wafer and device and method for producing an epitaxially coated semiconductor wafer
US20080138955A1 (en) * 2006-12-12 2008-06-12 Zhiyuan Ye Formation of epitaxial layer containing silicon
US8394196B2 (en) * 2006-12-12 2013-03-12 Applied Materials, Inc. Formation of in-situ phosphorus doped epitaxial layer containing silicon and carbon
US7833883B2 (en) * 2007-03-28 2010-11-16 Intel Corporation Precursor gas mixture for depositing an epitaxial carbon-doped silicon film
US8030184B2 (en) * 2007-12-13 2011-10-04 Sumco Corporation Epitaxial wafer and method of producing the same
US20100288192A1 (en) * 2007-12-21 2010-11-18 Sumco Corporation Method for manufacturing epitaxial silicon wafer
US8831899B2 (en) * 2008-10-31 2014-09-09 Hitachi High-Technologies Corporation Inspecting apparatus and an inspecting method
US7829939B1 (en) * 2009-04-20 2010-11-09 International Business Machines Corporation MOSFET including epitaxial halo region
US9273414B2 (en) * 2009-11-16 2016-03-01 Sumco Corporation Epitaxial growth apparatus and epitaxial growth method
US8367528B2 (en) * 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US8999798B2 (en) * 2009-12-17 2015-04-07 Applied Materials, Inc. Methods for forming NMOS EPI layers
US8685845B2 (en) * 2010-08-20 2014-04-01 International Business Machines Corporation Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas

Also Published As

Publication number Publication date
WO2012102755A1 (en) 2012-08-02
TW201232619A (en) 2012-08-01
TWI559373B (en) 2016-11-21
US9012328B2 (en) 2015-04-21
US20120193623A1 (en) 2012-08-02

Similar Documents

Publication Publication Date Title
US9312131B2 (en) Selective epitaxial formation of semiconductive films
KR102370595B1 (en) Self aligned replacement fin formation
US8029620B2 (en) Methods of forming carbon-containing silicon epitaxial layers
US7122449B2 (en) Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
US7132338B2 (en) Methods to fabricate MOSFET devices using selective deposition process
US7166528B2 (en) Methods of selective deposition of heavily doped epitaxial SiGe
US9099423B2 (en) Doped semiconductor films and processing
US7521365B2 (en) Selective epitaxy process with alternating gas supply
US10115826B2 (en) Semiconductor structure and the manufacturing method thereof
US7588980B2 (en) Methods of controlling morphology during epitaxial layer formation
US9064960B2 (en) Selective epitaxy process control
US20070256627A1 (en) Method of ultra-shallow junction formation using si film alloyed with carbon
US20230008005A1 (en) Fin loss prevention
US9012328B2 (en) Carbon addition for low resistivity in situ doped silicon epitaxy

Legal Events

Date Code Title Description
AS Assignment

Owner name: APPLIED MATERIALS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YE, ZHIYUAN;LI, XUEBIN;CHOPRA, SAURABH;AND OTHERS;REEL/FRAME:035428/0445

Effective date: 20110929

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION