US20130134546A1 - High density multi-electrode array - Google Patents
High density multi-electrode array Download PDFInfo
- Publication number
- US20130134546A1 US20130134546A1 US13/307,608 US201113307608A US2013134546A1 US 20130134546 A1 US20130134546 A1 US 20130134546A1 US 201113307608 A US201113307608 A US 201113307608A US 2013134546 A1 US2013134546 A1 US 2013134546A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- electrodes
- trenches
- access transistors
- transistor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B5/00—Measuring for diagnostic purposes; Identification of persons
- A61B5/24—Detecting, measuring or recording bioelectric or biomagnetic signals of the body or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B2562/00—Details of sensors; Constructional details of sensor housings or probes; Accessories for sensors
- A61B2562/02—Details of sensors specially adapted for in-vivo measurements
- A61B2562/028—Microscale sensors, e.g. electromechanical sensors [MEMS]
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61B—DIAGNOSIS; SURGERY; IDENTIFICATION
- A61B2562/00—Details of sensors; Constructional details of sensor housings or probes; Accessories for sensors
- A61B2562/04—Arrangements of multiple sensors of the same type
- A61B2562/046—Arrangements of multiple sensors of the same type in a matrix array
Definitions
- the present invention relates to multi-electrode arrays, and more specifically, to high density multi-electrode arrays.
- Multi-electrode arrays are used for various applications including, for example, electrical interfacing to neurons.
- Multi-electrode arrays have been fabricated by a variety of methods and can be used for both in vivo or in vitro applications.
- Multi-electrode arrays can be used to stimulate or probe brain activity, to stimulate neurons and study the resulting neuron plasticity or to train live neural networks and use them for computation.
- the density of the electrodes range from approximately one hundred electrodes per square millimeter in microelectromechanical systems (MEMS) arrays to approximately ten thousand electrodes per square millimeter in micro-fabricated arrays. These electrode densities are achieved using standard CMOS metallization techniques.
- the density of typical micro-electrode arrays is much smaller than typical neuron density.
- the neuron density for visual cortex is approximately two hundred million neurons per cubic millimeter.
- a method for forming a high density micro-electrode array includes forming one or more trenches in a substrate and lining the one or more trenches with a dielectric liner.
- the method includes filling the one or more trenches with a conductive electrode to form one or more trench electrodes and forming a transistor layer on the substrate.
- the method also includes connecting each of the one or more trench electrodes to at least one access transistor in the transistor layer and thinning the substrate to expose at least a portion of each of the trench electrodes.
- a high density micro-electrode array includes a transistor layer including a plurality of access transistors and a substrate in operable communication with the transistor layer including, wherein at least a portion of the substrate includes a plurality of trenches.
- the system includes a plurality of electrodes at least partially located in the plurality of trenches, wherein each of the plurality of electrodes is connected to at least one of the plurality of access transistors and wherein each of the electrodes is separated by a distance less than approximately one microns.
- a high density micro-electrode array includes a transistor layer including a plurality of access transistors, wherein one or more of the plurality of access transistors is in operable communication with a stimulation circuit and wherein one or more of the plurality of access transistors is in operable communication with a detection circuit.
- the high density micro-electrode array includes a buried oxide layer formed on a portion of the transistor layer and a plurality of electrodes formed beneath the transistor layer, wherein each of the plurality of electrodes is connected to at least one of the plurality of access transistors and wherein the electrodes are separated by approximately one micron.
- FIGS. 1 through 4 are a series of cross sectional views illustrating a method of forming an exemplary high density micro-electrode array, in accordance with an exemplary embodiment, in which:
- FIG. 1 illustrates a high density micro-electrode array having a plurality of tightly packed electrodes that are formed inside trenches in a substrate;
- FIG. 2 illustrates thinning of a portion of the substrate of FIG. 1 ;
- FIG. 3 illustrates etching of a portion of the dielectric liner from the tip of the electrodes in FIG. 2 ;
- FIG. 4 illustrates forming an optional dielectric layer to insulate the remaining portion of the substrate in FIG. 3 .
- FIGS. 5 , 6 a and 6 b are cross sectional views illustrating a method of forming an exemplary high density micro-electrode array, in accordance with an exemplary embodiment, in which:
- FIG. 5 illustrates a high density multi-electrode array including a silicon-on-insulator (SOI) wafer that is used in the transistor layer above a buried oxide (BOX) layer;
- SOI silicon-on-insulator
- BOX buried oxide
- FIG. 6 a illustrates thinning of a portion of the substrate of FIG. 5 ;
- FIG. 6 b illustrates an alternative embodiment of the processing operation of FIG. 6 a , in which the etching of the substrate continues all the way to the BOX layer;
- FIG. 7 is a circuit diagram of an exemplary addressing scheme for addressing electrodes in a high density multi-electrode array, in accordance with additional embodiments;
- FIGS. 8 a and 8 b are cross sectional views of exemplary high density micro-electrode arrays, in accordance with additional embodiments.
- FIG. 9 is a flow diagram of an exemplary process for fabricating a high density micro-electrode array, in accordance with another embodiment.
- FIG. 10 is a perspective view of a micro-needle including a high density micro-electrode, in accordance with another embodiment.
- Embodiments of the disclosure are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention.
- the thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected.
- embodiments of the disclosure should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing.
- the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the disclosure.
- Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.
- the high density micro-electrode array 100 includes a plurality of tightly packed electrodes 102 that are formed inside trenches 104 in the substrate 106 .
- each electrode 102 is connected to at least one access transistor in the transistor layer 108 to enable addressing of each of individual electrodes 102 .
- the high density micro-electrode array 100 may be fabricated using a variety of techniques.
- a high density micro-electrode array 100 is fabricated by starting with a substrate 106 that contains a heavily doped region 110 at the top of the substrate.
- the heavily doped region may only be few microns in thickness.
- the fabrication process includes forming trenches 104 in the heavily doped region 110 of the substrate 106 and filling the trenches 104 with a dielectric liner 112 and a conductive electrode 102 .
- the conductive electrode 102 may be a heavily doped polysilicon, as done for example in trench dynamic random access (DRAM) technology.
- DRAM trench dynamic random access
- the conductive electrode 102 may contain a bio-compatible metal such as titanium or platinum.
- each electrode 102 is connected to at least one access transistor (not specifically shown) in the transistor layer 108 for addressing thereof.
- an access transistor and periphery circuits for sensing neuron activity and for stimulating are fabricated using standard CMOS processing.
- the periphery circuit may contain one or more of the following units: electrode addressing control, signal amplification and detection, neuron stimulation generation, timing, interface to outside chips/instrumentations, etc.
- the opposite side of the substrate 106 is thinned, exposing at least a portion of the electrodes 102 .
- only a portion of the substrate 106 that contains the high density electrode array is thinned.
- the substrate 106 has been thinned to a depth sufficient to expose at least a portion of the dielectric liner 112 .
- the process of thinning the substrate 106 can be done by wafer thinning, grinding, etching, or other commonly known techniques.
- the substrate thinning process may include using wet/dry etching with good selectivity between the substrate 106 and the dielectric liner 112 .
- wet etching may be done using tetramethylammonium hydroxide (TMAH) or potassium hydroxide (KOH) to remove a portion of the substrate 106 and leave the dielectric liner 112 intact.
- dry etching based on hydrogen bromide (HBr) chemistry can be used which has good selectivity to the dielectric liner 112 .
- a portion of the dielectric liner 112 has been etched away from the tip of the electrodes 102 , exposing the electrodes 102 .
- a dielectric layer 120 may optionally be used to insulate the remaining heavily doped region 110 of the substrate.
- the dielectric layer 120 may a polymer such as polymethylmethacrilate (PMMA), a spin-on-glass or another suitable alternative.
- the high density multi-electrode array 500 includes a silicon-on-insulator (SOI) wafer that is used in the transistor layer 508 above a buried oxide layer (BOX) 514 .
- SOI silicon-on-insulator
- BOX buried oxide layer
- FIG. 6 a during the fabrication of the high density multi-electrode array 500 a portion of the heavily doped region 510 of the substrate can be etched to a desired depth.
- the substrate may be etched down to the BOX 514 .
- FIG. 7 a circuit diagram of an exemplary addressing scheme for addressing electrodes in a high density multi-electrode array is shown.
- the electrodes 702 in the high density multi-electrode array can be addressed using a single access transistor 716 per electrode in a word line/bit line addressing scheme.
- the access transistors 716 connect the electrodes 702 to circuitry 718 which may be used to send or receive signals to or from the electrodes 702 .
- alternative configurations that use one or more transistors for addressing each electrode can be used.
- two access transistors may be used to activate a single electrode with one access transistor being used for measuring neuron activity and another access transistor being used for stimulating neuron activity.
- some electrodes can be used exclusively for probing or measuring neuron activity while others are used exclusively for stimulating neuron activity.
- the high density multi-electrode array may be fabricated such that the high density multi-electrode array encompasses the entire substrate 806 or such that only a portion of the substrate is used for the high density multi-electrode, as illustrated respectively by FIGS. 8 a and 8 b .
- FIG. 8 b only the portion of the substrate that contains the high density multi-electrode array is thinned during the fabrication process.
- the first step in the exemplary fabrication process is providing a substrate that optionally contains a heavily doped region.
- the next step in the exemplary fabrication process is forming trenches in the substrate, as shown at process step 904 . Once the trenches have been formed, they are filled with a dielectric liner and then a conductive electrode, as shown is process steps 906 and 908 respectively.
- the next step in the exemplary fabrication process is forming a transistor layer on top of the substrate and connecting each electrode to at least one access transistor. After the electrodes are connected to access transistors, the substrate is thinned to expose at least a portion of each of the electrodes, as shown at process step 912 .
- the process for fabricating a high density micro-electrode array may include an additional step of adding a dielectric layer to insulate the remaining portion of the substrate that surrounds the electrodes.
- the flow diagram depicting the process for fabricating a high density micro-electrode array is provided as just one exemplary fabrication process that can be used. There may be many variations to the fabrication process or the process steps described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- the micro needle 1000 includes layers of wafer each containing a high density micro-electrode array 1100 and periphery circuit 1018 .
- the layers of wafer that make up the micro-needle 1000 are cut so that the dimensions and shape are suitable for in vivo applications.
- Typical micro-needles have a width and thickness of 20-50 ⁇ m and length of 100-1000 ⁇ m and contain about 10 3 micro-electrodes on its side.
- the micro-needles can be arranged in a one-dimensional or two-dimensional array as known in the art.
- a high density micro-electrode array in accordance with the present disclosure may have an electrode density of greater than approximately one hundred thousand electrodes per square millimeter. In other exemplary embodiments a high density micro-electrode array in accordance with the present invention may have an electrode density of greater than approximately one million electrodes per square millimeter. In exemplary embodiments, the electrodes in the high density micro-electrode are formed such that the distance separating the electrodes can range from approximately two hundred nanometers (nm) to approximately two microns ( ⁇ m).
- the method as described above is used in the fabrication of integrated circuit chips.
- the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
- the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
- the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
- the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Abstract
Description
- The present invention relates to multi-electrode arrays, and more specifically, to high density multi-electrode arrays.
- Multi-electrode arrays are used for various applications including, for example, electrical interfacing to neurons. Multi-electrode arrays have been fabricated by a variety of methods and can be used for both in vivo or in vitro applications. Multi-electrode arrays can be used to stimulate or probe brain activity, to stimulate neurons and study the resulting neuron plasticity or to train live neural networks and use them for computation.
- In currently available micro-electrode arrays, the density of the electrodes range from approximately one hundred electrodes per square millimeter in microelectromechanical systems (MEMS) arrays to approximately ten thousand electrodes per square millimeter in micro-fabricated arrays. These electrode densities are achieved using standard CMOS metallization techniques. The density of typical micro-electrode arrays is much smaller than typical neuron density. For example, the neuron density for visual cortex is approximately two hundred million neurons per cubic millimeter.
- According to one embodiment of the present disclosure, a method for forming a high density micro-electrode array includes forming one or more trenches in a substrate and lining the one or more trenches with a dielectric liner. The method includes filling the one or more trenches with a conductive electrode to form one or more trench electrodes and forming a transistor layer on the substrate. The method also includes connecting each of the one or more trench electrodes to at least one access transistor in the transistor layer and thinning the substrate to expose at least a portion of each of the trench electrodes.
- According to another embodiment of the present disclosure, a high density micro-electrode array includes a transistor layer including a plurality of access transistors and a substrate in operable communication with the transistor layer including, wherein at least a portion of the substrate includes a plurality of trenches. The system includes a plurality of electrodes at least partially located in the plurality of trenches, wherein each of the plurality of electrodes is connected to at least one of the plurality of access transistors and wherein each of the electrodes is separated by a distance less than approximately one microns.
- According to one embodiment of the present disclosure, a high density micro-electrode array includes a transistor layer including a plurality of access transistors, wherein one or more of the plurality of access transistors is in operable communication with a stimulation circuit and wherein one or more of the plurality of access transistors is in operable communication with a detection circuit. The high density micro-electrode array includes a buried oxide layer formed on a portion of the transistor layer and a plurality of electrodes formed beneath the transistor layer, wherein each of the plurality of electrodes is connected to at least one of the plurality of access transistors and wherein the electrodes are separated by approximately one micron.
- Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
- The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIGS. 1 through 4 are a series of cross sectional views illustrating a method of forming an exemplary high density micro-electrode array, in accordance with an exemplary embodiment, in which: -
FIG. 1 illustrates a high density micro-electrode array having a plurality of tightly packed electrodes that are formed inside trenches in a substrate; -
FIG. 2 illustrates thinning of a portion of the substrate ofFIG. 1 ; -
FIG. 3 illustrates etching of a portion of the dielectric liner from the tip of the electrodes inFIG. 2 ; and -
FIG. 4 illustrates forming an optional dielectric layer to insulate the remaining portion of the substrate inFIG. 3 . -
FIGS. 5 , 6 a and 6 b are cross sectional views illustrating a method of forming an exemplary high density micro-electrode array, in accordance with an exemplary embodiment, in which: -
FIG. 5 illustrates a high density multi-electrode array including a silicon-on-insulator (SOI) wafer that is used in the transistor layer above a buried oxide (BOX) layer; -
FIG. 6 a illustrates thinning of a portion of the substrate ofFIG. 5 ; -
FIG. 6 b illustrates an alternative embodiment of the processing operation ofFIG. 6 a, in which the etching of the substrate continues all the way to the BOX layer; -
FIG. 7 is a circuit diagram of an exemplary addressing scheme for addressing electrodes in a high density multi-electrode array, in accordance with additional embodiments; -
FIGS. 8 a and 8 b are cross sectional views of exemplary high density micro-electrode arrays, in accordance with additional embodiments; -
FIG. 9 is a flow diagram of an exemplary process for fabricating a high density micro-electrode array, in accordance with another embodiment; and -
FIG. 10 is a perspective view of a micro-needle including a high density micro-electrode, in accordance with another embodiment. - Embodiments of the disclosure are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of the invention. The thickness of layers and regions in the drawings may be exaggerated for clarity. Additionally, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the disclosure should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of the disclosure.
- It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (i.e., “between” versus “directly between”, “adjacent” versus “directly adjacent”, etc.).
- Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer or region to another element, layer or region as illustrated in the figures. It will be understood that these terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures.
- With reference now to
FIG. 1 , a cross section of a high densitymicro-electrode array 100 in accordance with an exemplary embodiment of the disclosure is shown. The high densitymicro-electrode array 100 includes a plurality of tightly packedelectrodes 102 that are formed insidetrenches 104 in thesubstrate 106. In exemplary embodiments, eachelectrode 102 is connected to at least one access transistor in thetransistor layer 108 to enable addressing of each ofindividual electrodes 102. - In exemplary embodiments, the high density
micro-electrode array 100 may be fabricated using a variety of techniques. In one exemplary embodiment, a high densitymicro-electrode array 100 is fabricated by starting with asubstrate 106 that contains a heavily dopedregion 110 at the top of the substrate. In exemplary embodiments, the heavily doped region may only be few microns in thickness. The fabrication process includes formingtrenches 104 in the heavily dopedregion 110 of thesubstrate 106 and filling thetrenches 104 with adielectric liner 112 and aconductive electrode 102. In one exemplary embodiment, theconductive electrode 102 may be a heavily doped polysilicon, as done for example in trench dynamic random access (DRAM) technology. In another exemplary embodiment, theconductive electrode 102 may contain a bio-compatible metal such as titanium or platinum. After thetrenches 104 are lined and filled, eachelectrode 102 is connected to at least one access transistor (not specifically shown) in thetransistor layer 108 for addressing thereof. In one embodiment, after formation of theelectrodes 102 in thetrenches 104, an access transistor and periphery circuits for sensing neuron activity and for stimulating are fabricated using standard CMOS processing. The periphery circuit may contain one or more of the following units: electrode addressing control, signal amplification and detection, neuron stimulation generation, timing, interface to outside chips/instrumentations, etc. After theelectrodes 102 are connected to an access transistor in thetransistor layer 108, the opposite side of thesubstrate 106 is thinned, exposing at least a portion of theelectrodes 102. In exemplary embodiments, only a portion of thesubstrate 106 that contains the high density electrode array is thinned. - As then shown in
FIG. 2 , thesubstrate 106 has been thinned to a depth sufficient to expose at least a portion of thedielectric liner 112. The process of thinning thesubstrate 106 can be done by wafer thinning, grinding, etching, or other commonly known techniques. In exemplary embodiments, the substrate thinning process may include using wet/dry etching with good selectivity between thesubstrate 106 and thedielectric liner 112. For example, wet etching may be done using tetramethylammonium hydroxide (TMAH) or potassium hydroxide (KOH) to remove a portion of thesubstrate 106 and leave thedielectric liner 112 intact. Alternatively, dry etching based on hydrogen bromide (HBr) chemistry can be used which has good selectivity to thedielectric liner 112. - Continuing now with reference to
FIG. 3 , a portion of thedielectric liner 112 has been etched away from the tip of theelectrodes 102, exposing theelectrodes 102. As illustrated inFIG. 4 , adielectric layer 120 may optionally be used to insulate the remaining heavily dopedregion 110 of the substrate. In exemplary embodiments, thedielectric layer 120 may a polymer such as polymethylmethacrilate (PMMA), a spin-on-glass or another suitable alternative. - Turning now to
FIG. 5 , another exemplary embodiment of a high densitymulti-electrode array 500 is illustrated. The high densitymulti-electrode array 500 includes a silicon-on-insulator (SOI) wafer that is used in thetransistor layer 508 above a buried oxide layer (BOX) 514. In one exemplary embodiment, as illustrated inFIG. 6 a, during the fabrication of the high density multi-electrode array 500 a portion of the heavily dopedregion 510 of the substrate can be etched to a desired depth. Alternatively, as shown inFIG. 6 b, the substrate may be etched down to theBOX 514. - Referring now to
FIG. 7 , a circuit diagram of an exemplary addressing scheme for addressing electrodes in a high density multi-electrode array is shown. As illustrated, theelectrodes 702 in the high density multi-electrode array can be addressed using asingle access transistor 716 per electrode in a word line/bit line addressing scheme. Theaccess transistors 716 connect theelectrodes 702 tocircuitry 718 which may be used to send or receive signals to or from theelectrodes 702. In other exemplary embodiments, alternative configurations that use one or more transistors for addressing each electrode can be used. For example, in one embodiment two access transistors may be used to activate a single electrode with one access transistor being used for measuring neuron activity and another access transistor being used for stimulating neuron activity. In an alternative embodiment, some electrodes can be used exclusively for probing or measuring neuron activity while others are used exclusively for stimulating neuron activity. - In exemplary embodiments, the high density multi-electrode array may be fabricated such that the high density multi-electrode array encompasses the
entire substrate 806 or such that only a portion of the substrate is used for the high density multi-electrode, as illustrated respectively byFIGS. 8 a and 8 b. In the embodiment shown inFIG. 8 b, only the portion of the substrate that contains the high density multi-electrode array is thinned during the fabrication process. - Referring now to
FIG. 9 , a flow diagram illustrating an exemplary process for fabricating a high density micro-electrode array is illustrated. The first step in the exemplary fabrication process, as shown atprocess step 902, is providing a substrate that optionally contains a heavily doped region. After the substrate has been provided, the next step in the exemplary fabrication process is forming trenches in the substrate, as shown atprocess step 904. Once the trenches have been formed, they are filled with a dielectric liner and then a conductive electrode, as shown is process steps 906 and 908 respectively. The next step in the exemplary fabrication process, as illustrated atprocess step 910, is forming a transistor layer on top of the substrate and connecting each electrode to at least one access transistor. After the electrodes are connected to access transistors, the substrate is thinned to expose at least a portion of each of the electrodes, as shown atprocess step 912. - In exemplary embodiments, the process for fabricating a high density micro-electrode array may include an additional step of adding a dielectric layer to insulate the remaining portion of the substrate that surrounds the electrodes. The flow diagram depicting the process for fabricating a high density micro-electrode array is provided as just one exemplary fabrication process that can be used. There may be many variations to the fabrication process or the process steps described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- Turning now to
FIG. 10 , a micro-needle 1000 suitable for in vivo applications that includes an exemplary embodiment of a high density micro-electrode array is illustrated. Themicro needle 1000 includes layers of wafer each containing a highdensity micro-electrode array 1100 andperiphery circuit 1018. The layers of wafer that make up the micro-needle 1000 are cut so that the dimensions and shape are suitable for in vivo applications. Typical micro-needles have a width and thickness of 20-50 μm and length of 100-1000 μm and contain about 103 micro-electrodes on its side. In certain applications the micro-needles can be arranged in a one-dimensional or two-dimensional array as known in the art. - In exemplary embodiments a high density micro-electrode array in accordance with the present disclosure may have an electrode density of greater than approximately one hundred thousand electrodes per square millimeter. In other exemplary embodiments a high density micro-electrode array in accordance with the present invention may have an electrode density of greater than approximately one million electrodes per square millimeter. In exemplary embodiments, the electrodes in the high density micro-electrode are formed such that the distance separating the electrodes can range from approximately two hundred nanometers (nm) to approximately two microns (μm).
- The method as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one more other features, integers, steps, operations, element components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated
- While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Claims (19)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/307,608 US20130134546A1 (en) | 2011-11-30 | 2011-11-30 | High density multi-electrode array |
PCT/US2012/067169 WO2013082341A1 (en) | 2011-11-30 | 2012-11-30 | High density multi-electrode array |
CN201280058828.1A CN103957990B (en) | 2011-11-30 | 2012-11-30 | Microelectrode array and forming method thereof |
DE112012004348.0T DE112012004348B4 (en) | 2011-11-30 | 2012-11-30 | METHOD FOR PRODUCING A MULTIELECTRODE ARRAY AND A MULTIELECTRODENARRAY SYSTEM OF HIGH DENSITY |
US13/798,446 US9087742B2 (en) | 2011-11-30 | 2013-03-13 | High density multi-electrode array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/307,608 US20130134546A1 (en) | 2011-11-30 | 2011-11-30 | High density multi-electrode array |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/798,446 Division US9087742B2 (en) | 2011-11-30 | 2013-03-13 | High density multi-electrode array |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130134546A1 true US20130134546A1 (en) | 2013-05-30 |
Family
ID=48466060
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/307,608 Abandoned US20130134546A1 (en) | 2011-11-30 | 2011-11-30 | High density multi-electrode array |
US13/798,446 Active US9087742B2 (en) | 2011-11-30 | 2013-03-13 | High density multi-electrode array |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/798,446 Active US9087742B2 (en) | 2011-11-30 | 2013-03-13 | High density multi-electrode array |
Country Status (4)
Country | Link |
---|---|
US (2) | US20130134546A1 (en) |
CN (1) | CN103957990B (en) |
DE (1) | DE112012004348B4 (en) |
WO (1) | WO2013082341A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015120222A1 (en) * | 2014-02-06 | 2015-08-13 | The Charles Stark Draper Laboratory, Inc. | Array of microelectrodes for interfacing to neurons within fascicles |
US20160374585A1 (en) * | 2013-06-26 | 2016-12-29 | The Penn State Research Foundation | Three-dimensional bio-medical probe sensing and contacting structures with addressibility and tunability |
CN106725465A (en) * | 2016-12-20 | 2017-05-31 | 杨洪 | Kinesitherapy nerve mechanism for monitoring |
US10953370B2 (en) | 2015-02-05 | 2021-03-23 | The Penn State Research Foundation | Nano-pore arrays for bio-medical, environmental, and industrial sorting, filtering, monitoring, or dispensing |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101887024B1 (en) * | 2016-11-10 | 2018-08-09 | 한국과학기술연구원 | Neural Probe Structure and Neural Probe Assembly having the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6087197A (en) * | 1993-11-02 | 2000-07-11 | Matsushita Electric Industrial Co., Ltd. | Aggregate of semiconductor micro-needles and method of manufacturing the same, and semiconductor apparatus and method of manufacturing the same |
US6551849B1 (en) * | 1999-11-02 | 2003-04-22 | Christopher J. Kenney | Method for fabricating arrays of micro-needles |
US7127301B1 (en) * | 2003-04-28 | 2006-10-24 | Sandia Corporation | Flexible retinal electrode array |
US20070001173A1 (en) * | 2005-06-21 | 2007-01-04 | Brask Justin K | Semiconductor device structures and methods of forming semiconductor structures |
US20090301994A1 (en) * | 2008-05-12 | 2009-12-10 | Rajmohan Bhandari | Methods for Wafer Scale Processing of Needle Array Devices |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4969468A (en) * | 1986-06-17 | 1990-11-13 | Alfred E. Mann Foundation For Scientific Research | Electrode array for use in connection with a living body and method of manufacture |
US5215088A (en) * | 1989-11-07 | 1993-06-01 | The University Of Utah | Three-dimensional electrode device |
WO2002087685A2 (en) | 2001-05-01 | 2002-11-07 | Second Sight, Llc | High-density array of micro-machined electrodes for neural stimulation |
US20050101995A1 (en) * | 2002-02-19 | 2005-05-12 | Innovationsagentur Gesellschaft | Arrangement for receiving electrical signals from living cells and for the selective transmission of electrical stimulation to living cells |
US7477943B2 (en) * | 2003-11-26 | 2009-01-13 | Medtronic, Inc. | Medical device and method of manufacturing |
US8831739B2 (en) | 2005-06-02 | 2014-09-09 | Huntington Medical Research Institutes | Microelectrode array for chronic deep-brain microstimulation for recording |
CN101583309B (en) | 2005-10-07 | 2012-07-04 | 神经连结科技公司 | Modular multichannel microelectrode array and methods of making same |
JP2009539105A (en) | 2006-05-31 | 2009-11-12 | エージェンシー フォー サイエンス,テクノロジー アンド リサーチ | Transparent microfluidic device |
US20080177353A1 (en) * | 2006-12-28 | 2008-07-24 | Takashi Hirota | Cochlear implant device, extracorporeal sound collector, and cochlear implant system having the same |
EP1985579B1 (en) | 2007-04-27 | 2018-01-10 | IMEC vzw | Connecting scheme for the orthogonal assembly of microstructures |
EP2265171B1 (en) * | 2008-03-12 | 2016-03-09 | The Trustees of the University of Pennsylvania | Flexible and scalable sensor arrays for recording and modulating physiologic activity |
JP5496598B2 (en) * | 2008-10-31 | 2014-05-21 | 信越化学工業株式会社 | Manufacturing method of silicon thin film transfer insulating wafer |
US8288195B2 (en) * | 2008-11-13 | 2012-10-16 | Solexel, Inc. | Method for fabricating a three-dimensional thin-film semiconductor substrate from a template |
US8561292B2 (en) * | 2008-11-14 | 2013-10-22 | The Regents Of The University Of Michigan | Method for manufacturing an implantable electronic device |
KR101088806B1 (en) | 2009-01-07 | 2011-12-01 | 주식회사 뉴로바이오시스 | Micro-electrode Array Package using Liquid Crystal Polymer and Manufacturing Method thereof |
US8263986B2 (en) | 2009-07-02 | 2012-09-11 | The Royal Institution For The Advancement Of Learning/Mcgill University | Optically interrogated solid state biosensors incorporating porous materials—devices |
WO2011046665A1 (en) | 2009-10-16 | 2011-04-21 | Neuronexus Technologies | Neural interface system |
US8159015B2 (en) * | 2010-01-13 | 2012-04-17 | International Business Machines Corporation | Method and structure for forming capacitors and memory devices on semiconductor-on-insulator (SOI) substrates |
US8513723B2 (en) * | 2010-01-19 | 2013-08-20 | International Business Machines Corporation | Method and structure for forming high performance MOS capacitor along with fully depleted semiconductor on insulator devices on the same chip |
-
2011
- 2011-11-30 US US13/307,608 patent/US20130134546A1/en not_active Abandoned
-
2012
- 2012-11-30 WO PCT/US2012/067169 patent/WO2013082341A1/en active Application Filing
- 2012-11-30 CN CN201280058828.1A patent/CN103957990B/en not_active Expired - Fee Related
- 2012-11-30 DE DE112012004348.0T patent/DE112012004348B4/en active Active
-
2013
- 2013-03-13 US US13/798,446 patent/US9087742B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6087197A (en) * | 1993-11-02 | 2000-07-11 | Matsushita Electric Industrial Co., Ltd. | Aggregate of semiconductor micro-needles and method of manufacturing the same, and semiconductor apparatus and method of manufacturing the same |
US6551849B1 (en) * | 1999-11-02 | 2003-04-22 | Christopher J. Kenney | Method for fabricating arrays of micro-needles |
US7127301B1 (en) * | 2003-04-28 | 2006-10-24 | Sandia Corporation | Flexible retinal electrode array |
US20070001173A1 (en) * | 2005-06-21 | 2007-01-04 | Brask Justin K | Semiconductor device structures and methods of forming semiconductor structures |
US20090301994A1 (en) * | 2008-05-12 | 2009-12-10 | Rajmohan Bhandari | Methods for Wafer Scale Processing of Needle Array Devices |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160374585A1 (en) * | 2013-06-26 | 2016-12-29 | The Penn State Research Foundation | Three-dimensional bio-medical probe sensing and contacting structures with addressibility and tunability |
US10390724B2 (en) * | 2013-06-26 | 2019-08-27 | The Penn State Research Foundation | Three-dimensional bio-medical probe sensing and contacting structures with addressibility and tunability |
WO2015120222A1 (en) * | 2014-02-06 | 2015-08-13 | The Charles Stark Draper Laboratory, Inc. | Array of microelectrodes for interfacing to neurons within fascicles |
US9662229B2 (en) * | 2014-02-06 | 2017-05-30 | The Charles Stark Draper Laboratory, Inc. | Array of microelectrodes for interfacing to neurons within fascicles |
US10953370B2 (en) | 2015-02-05 | 2021-03-23 | The Penn State Research Foundation | Nano-pore arrays for bio-medical, environmental, and industrial sorting, filtering, monitoring, or dispensing |
CN106725465A (en) * | 2016-12-20 | 2017-05-31 | 杨洪 | Kinesitherapy nerve mechanism for monitoring |
Also Published As
Publication number | Publication date |
---|---|
CN103957990B (en) | 2016-08-24 |
CN103957990A (en) | 2014-07-30 |
US20130187253A1 (en) | 2013-07-25 |
US9087742B2 (en) | 2015-07-21 |
WO2013082341A1 (en) | 2013-06-06 |
DE112012004348T5 (en) | 2014-08-07 |
DE112012004348B4 (en) | 2017-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9087742B2 (en) | High density multi-electrode array | |
US8452369B2 (en) | CMOS compatible microneedle structures | |
DE602004004513T2 (en) | METHOD FOR PRODUCING AN ELECTRONIC DEVICE AND ELECTRONIC DEVICE | |
US10966621B2 (en) | Flexible neural probes | |
US9151740B2 (en) | Nanopore device with improved sensitivity and method of fabricating the same | |
US9802224B2 (en) | Ultrasound transducer device and method of manufacturing the same | |
CN101874287B (en) | Through-wafer interconnections in electrostatic transducer and array | |
CN102692294B (en) | Composite pressure transducer and formation method thereof | |
TW200411723A (en) | Three-dimensional integrated CMOS-MENS device and process for making the same | |
US9954075B2 (en) | Thyristor random access memory device and method | |
US9472631B2 (en) | Flexible active matrix circuits for interfacing with biological tissue | |
US20180217076A1 (en) | Large scale, low cost nanosensor, nano-needle, and nanopump arrays | |
US8492819B2 (en) | FET eDRAM trench self-aligned to buried strap | |
WO2010074948A2 (en) | Integrated circuit, 1t-1c embedded memory cell containing same, and method of manufacturing 1t-1c memory cell for embedded memory application | |
US20090101957A1 (en) | Simplified method of fabricating isolated and merged trench capacitors | |
US11395632B2 (en) | Implementable semiconductor device, comprising an electrode and capacitor, and corresponding manufacturing method | |
CN104409421B (en) | A kind of integrated technique of vertical channel memory device and control device | |
US20220190101A1 (en) | Electrical device comprising a 3d capacitor and a region surrounded by a through opening | |
CN113497038A (en) | Semiconductor device and method of forming the same | |
Lemmerhirt et al. | Air-isolated through-wafer interconnects for microsystem applications | |
EP3218934A1 (en) | Large scale, low cost nanosensor, nano-needle, and nanopump arrays | |
KR101138011B1 (en) | Stimulation/Detection One-body type Bio-Med chip and method of fabricating the same | |
US20230064374A1 (en) | Apparatus and methods to provide a scalable and flexible high channel density neural interface | |
JP2000208733A (en) | Semiconductor device and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;HASSIBI, ARJANG;KHAKIFIROOZ, ALI;AND OTHERS;SIGNING DATES FROM 20111122 TO 20111129;REEL/FRAME:027310/0467 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |