US20130026511A1 - Transfer-bonding method for the light emitting device and light emitting device array - Google Patents

Transfer-bonding method for the light emitting device and light emitting device array Download PDF

Info

Publication number
US20130026511A1
US20130026511A1 US13/557,231 US201213557231A US2013026511A1 US 20130026511 A1 US20130026511 A1 US 20130026511A1 US 201213557231 A US201213557231 A US 201213557231A US 2013026511 A1 US2013026511 A1 US 2013026511A1
Authority
US
United States
Prior art keywords
light emitting
substrate
device layers
layer
emitting devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/557,231
Inventor
Wen-Yung Yeh
Chia-Hsin Chao
Ming-Hsien Wu
Kuang-Yu Tai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from TW101118745A external-priority patent/TWI521690B/en
Application filed by Industrial Technology Research Institute ITRI filed Critical Industrial Technology Research Institute ITRI
Priority to US13/557,231 priority Critical patent/US20130026511A1/en
Assigned to INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE reassignment INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHAO, CHIA-HSIN, TAI, KUANG-YU, WU, MING-HSIEN, YEH, WEN-YUNG
Publication of US20130026511A1 publication Critical patent/US20130026511A1/en
Priority to US14/583,594 priority patent/US9306117B2/en
Priority to US14/970,548 priority patent/US9825013B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission
    • H01L27/153Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • H01L33/32Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/54Encapsulations having a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58Optical field-shaping elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/44Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating

Definitions

  • the technical field relates to a manufacturing method for light emitting devices array.
  • Inorganic light emitting diode display has features of self-luminous, high brightness and so on, and therefore has been widely applied in the fields of illumination, display and so forth monolithic micro-display has been constantly faced with a bottleneck of colorizing technology.
  • a conventional technology utilizing an epitaxial technique in a single light emitting diode chip to manufacture a plurality of light emitting layers capable of emitting different colored lights has already been provided, such that the single light emitting diode chip can provide different colored lights. Because lattice constants of the light emitting layers capable of emitting different colored lights are different, growth of the light emitting layers on a same substrate is difficult.
  • another conventional technology has provided a colorizing technique utilizing a light emitting diode chip in collocation with different color conversion materials, but this technology is still facing problems of low conversion efficiency of the color conversion materials, coating uniformity and so forth.
  • the transfer-bonding technique of the light emitting diode has a better chance to enhance brightness and display quality of a monolithic micro-display. Rapidly and efficiently transfer-bonding the light emitting diode to a circuit substrate of the monolithic micro-display is in fact one of the recently concerned issues of industry.
  • One of exemplary embodiments provides a transfer-bonding method for light emitting devices and a light emitting device array.
  • One of exemplary embodiments provides a transfer-bonding method for light emitting devices including: a plurality of light emitting devices is formed over a first substrate and is arranged in array, wherein each of the light emitting devices includes a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate; a protective layer is formed over the first substrate to selectively cover parts of the light emitting devices, and other parts of the light emitting devices are uncovered by the protective layer; the device layers uncovered by protective layer are bonded with a second substrate; and the sacrificial patterns uncovered by the protective layer are removed, so that parts of the device layers are separated from the first substrate and are transfer-bonded to the second substrate.
  • One of exemplary embodiments provides a light emitting device array including a circuit substrate and a plurality of device layers capable of emitting different colored lights, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps over the bonding pads, the device layers capable of emitting different colored lights are electrically connected with the circuit substrate through the conductive bumps and the bonding pads.
  • the device layers capable of emitting different colored lights have different thicknesses, and the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights device layer are located on a same level of height.
  • One of exemplary embodiments provides a light emitting device array including a circuit substrate and a plurality of device layers capable of emitting different colored lights, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps over the bonding pads, and the device layers capable of emitting different colored lights are electrically connected with the circuit substrate through the conductive bumps and the bonding pads.
  • the device layers capable of emitting different colored lights have different thicknesses, and the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights are located on a different level of heights.
  • An embodiment is able to rapidly and efficiently transfer-bond the light emitting devices from a substrate to another substrate so as to facilitate an application of the light emitting devices in the field of micro-display.
  • FIG. 1 A to FIG. 1K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a first embodiment.
  • FIG. 2 , FIG. 3 and FIG. 4 illustrate bonding sequences of the light emitting devices and a second substrate.
  • FIG. 5A to FIG. 5C illustrate a method for manufacturing sacrificial patterns.
  • FIG. 6A to FIG. 6C illustrate another method for manufacturing sacrificial patterns.
  • FIG. 7A to FIG. 7K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a second embodiment.
  • FIG. 8A to FIG. 8K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a third embodiment.
  • FIG. 1A to FIG. 1K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a first embodiment.
  • a plurality of light emitting devices 100 is formed over a first substrate SUB 1 and are arranged in array, wherein each of the light emitting devices 100 includes a device layer 110 and a sacrificial pattern 120 sandwiched between the device layer 110 and the first substrate SUB 1 .
  • the device layers 110 located over the same first substrate SUB 1 are suitable for emitting same colored lights.
  • the device layers 110 formed over the first substrate SUB 1 are red light emitting diodes, green light emitting diodes or blue light emitting diodes.
  • every device layer 110 has already included an electrode (not shown).
  • a protective layer PV is formed over the first substrate SUB 1 to selectively cover parts of the light emitting devices 100 , while other parts of the light emitting devices 100 are uncovered by the protective layer PV.
  • the protective layer PV is, for example, a photoresist material or other dielectric material, such that the light emitting devices 100 covered by the protective layer PV, in a subsequent removal process of the sacrificial patterns 120 , is not separated from the first substrate SUB 1 .
  • a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • the device layers 110 uncovered by the protective layer PV are bonded with a second substrate SUB 2 , and the sacrificial patterns 120 (as shown in FIG. 1C ) uncovered by the protective layer PV are removed, so that parts of the device layers 110 are separated from the first substrate SUB 1 and are transfer-bonded to the second substrate SUB 2 (as shown in FIG. 1D ).
  • the second substrate SUB 2 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display, and the device layers 110 uncovered by the protective layer PV are bonded with the bonding pads PAD over the second substrate SUB 2 through the conductive bumps B.
  • the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB 2 are achieved through reflow or other soldering process.
  • the protective layer PV is able to effectively and directly control a distance between the first substrate SUB 1 and the second substrate SUB 2 , so as to avoid a phenomena of excessive press fit.
  • the protective layer PV provides a function of bonding stop and thus a process control is much easier.
  • the removal process of the sacrificial pattern is, for example, wet etch.
  • a choice of etchant is related to the material of the protective layer PV, an etching rate of the chosen etchant on the sacrificial pattern 120 has to be higher than an etching rate on the protective layer PV, so as to ensure the device layers 110 and the sacrificial patterns 120 covered by the protective layer PV are not to be damaged by the etchant.
  • FIG. 1A to FIG. 1D have briefly illustrated a process of transfer-bonding the light emitting devices 100 from the first substrate SUB 1 to the second substrate SUB 2 .
  • the present embodiment is able to selectively perform the manufacturing process steps illustrated in FIG. 1E to FIG. 1K .
  • a plurality of light emitting devices arranged in array 100 ′ are formed over another first substrate SUB 1 ′, wherein each of the light emitting device 100 ′ includes a device layer 110 ′ and a sacrificial pattern 120 ′ sandwiched between the device layer 110 ′ and the first substrate SUB 1 ′.
  • device layers 110 ′ located over the first substrate SUB 1 ′ are suitable for emitting same colored lights.
  • the device layers 110 ′ over the first substrate SUB 1 ′ all are red light emitting diodes, green light emitting diodes or blue light emitting diodes.
  • the device layer 110 ′ and the device layers 110 are suitable for respectively emitting different colors of light.
  • a protective layer PV′ is formed over the first substrate SUB 1 ′ to selectively cover parts of the light emitting devices 100 ′, while other parts of the light emitting devices 100 ′ are uncovered by the protective layer PV′.
  • the protective layer PV′ in FIG. 1E has the same function as the protective layer PV in FIG. 1B , and thus is not repeated herein.
  • the device layers 110 ′ uncovered the by protective layer PV′ are bonded with a second substrate SUB 2 , and the sacrificial patterns 120 ′ (as shown in FIG. 1 F) uncovered by the protective layer PV′ are removed, so that parts of the device layers 110 ′ are separated from the first substrate SUB 1 ′ and are transfer-bonded to the second substrate SUB 2 (as shown in FIG. 1G ).
  • the device layers 110 ′ uncovered by the protective layer PV′ is, for example, bonded with a plurality of bonding pads PAD over the second substrate SUB 2 through a plurality of conductive bumps B′.
  • the conductive bumps B′ are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B′ and the bonding pads PAD over the second substrate SUB 2 are achieved through reflow or other soldering process.
  • a plurality of light emitting devices arranged in array 100 ′′ is formed over another first substrate SUB 1 ′′, wherein each of the light emitting devices 100 ′′ includes a device layer 110 ′′ and a sacrificial pattern 120 ′′ sandwichted between the device layer 110 ′′ and the first substrate SUB 1 ′′.
  • the device layers 110 ′′ located over the same first substrate SUB 1 ′′ are suitable for emitting same colored lights.
  • the device layer 110 ′′ over the first substrate SUB 1 ′′ all are red light emitting diodes, green light emitting diodes or blue light emitting diodes.
  • the device layers 110 ′′, the device layers 110 ′ and the device layers 110 are suitable for respectively emitting different colors of light.
  • a protective layer PV′′ is formed on the first substrate SUB 1 ′′ to selectively cover parts of the light emitting devices 100 ′′, while other parts of the light emitting devices 100 ′′ are uncovered by the protective layer PV′′.
  • the protective layer PV′′ in FIG. 1E is has the same function as the protective layer PV in FIG. 1B , and thus is not repeated herein.
  • the device layers 110 ′′ uncovered by the protective layer PV′′ are bonded with a second substrate SUB 2 , and the sacrificial patterns 120 ′′ uncovered by the protective layer PV′′ are removed, so that parts of the device layers 110 ′′ are separated from the first substrate SUB 1 ′′ and are transfer-bonded to the second substrate SUB 2 (as shown in FIG. 1G ).
  • the device layer 110 ′′ uncovered by the protective layer PV′′ are, for example, bonded with a plurality of bonding pads PAD over the second substrate SUB 2 through a plurality of conductive bumps B′′.
  • the conductive bumps B′′ are gold bumps or other alloy bumps, and the bonding between the conductive bumps B′′ and the bonding pads PAD over the second substrate SUB 2 is achieved through reflow or other soldering process.
  • the device layers 110 , the device layers 110 ′ and the device layers 110 ′′ are transfer-bonded to the second substrate SUB 2 .
  • a total thickness of the device layers 110 and the conductive bumps B is smaller than a total thickness of the device layers 110 ′ and the conductive bumps B′, and the total thickness of the device layers 110 ′ and the conductive bumps B′ is smaller than a total thickness of the device layers 110 ′′ and the conductive bumps B′′.
  • the device layers 110 ′′ during the process of transfer-bonding to the second substrate SU 2 B are not to be interfered by the device layers 110 .
  • the device layers 110 ′′′ during the transfer-bonding process to the second substrate SU 2 B are not to be interfered by the device layers 110 ′.
  • the present embodiment in order to prevent abnormal short-circuit between the device layers 110 , 110 ′, 110 ′′, the present embodiment firstly form an insulating layer IN over the second substrate SUB 2 to fill in between the device layers 110 , 110 ′, 110 ′′, and then a common electrode COM is formed on the device layers 110 , 110 ′, 110 ′′ and the insulating layer IN.
  • the present embodiment is able to form a planarized layer PLN on the common electrode COM, and after the manufacturing of the planarized layer PLN is completed, the present embodiment is able to selectively form a black matrix BM and/or a micro-lens array MLA on the planarized layer PLN.
  • the black matrix BM has a plurality of openings AP, and each of the openings AP is respectively located above at least one of the device layers 110 , 110 ′, 110 ′′.
  • the micro-lens array MLA includes a plurality of micro-lenses ML arranged in array, and each of the micro-lenses ML is respectively located above at least one of the device layers 110 , 110 ′, 110 ′′.
  • Each of the micro-lenses ML is respectively located the openings AP therein, and is corresponded to at least one of the device layers 110 , 110 ′, 110 ′′.
  • the present embodiment adopts a coordination of the sacrificial patterns 120 , 120 ′, 120 ′′, the protective layers PV, PV′, PV′′ and the conductive bumps B, B′, B′′, the present embodiment is able to very efficiently transfer-bond the different device layers 110 , 110 ′, 110 ′′ to the second substrate SUB 2 .
  • the present embodiment provides the bonding sequences illustrated in FIG. 2 , FIG. 3 and FIG. 4 .
  • the bonding sequences illustrated in FIG. 2 , FIG. 3 and FIG. 4 all of the light emitting devices may be smoothly transfer-bonded to the second substrate SUB 2 without a problem of still remaining parts of the light emitting device over the first substrate SUB 1 (or the first substrate SUB 1 ′, SUB 1 ′′).
  • the red light emitting devices 110 R, the green light emitting devices 110 G and the blue light emitting devices 110 B may be rapidly and efficiently transfer-bonded from the first substrates SUB 1 to the second substrates SUB 2 without the problem of still remaining parts of the light emitting device over the first substrate SUB 1 .
  • FIG. 5A to FIG. 5C illustrate a method for manufacturing sacrificial patterns.
  • a sacrificial layer 120 a and a semiconductor epitaxial layer 110 a are formed on the first substrate SUB 1 , wherein the first substrate SUB 1 is, for example, a sapphire substrate, and the sacrificial layer 120 a is, for example, a zinc oxide (ZnO) epitaxial layer, a AlGaN epitaxial layer, a AlInN epitaxial layer, or so forth formed by an epitaxial process.
  • ZnO zinc oxide
  • the semiconductor epitaxial layer 110 a and the sacrificial layer 120 a are patterned in order to form a plurality of device layers 110 and a plurality of sacrificial patterns 120 sandwiched between the device layers 110 and the first substrate SUB 1 .
  • a process of patterning the semiconductor epitaxial layer 110 a and the sacrificial layer 120 a is, for example, a photolithography and etching process.
  • the sacrificial patterns 120 uncovered by the protective layer PV may be removed by the etchant, such that the device layers 110 uncovered by the protective layer PV are separated from the first substrate SUB 1 .
  • an etchant to be used includes a phosphoric acid (H 3 PO 4 ), a hydrochloric acid (HCl) or other acidic solution.
  • an etchant to be used includes a potassium hydroxide (KOH), a nitric acid (HNO 3 ) or other solution.
  • FIG. 6A to FIG. 6C illustrate another method for manufacturing sacrificial patterns.
  • a patterned sacrificial layer 120 b is firstly formed on the first substrate SUB 1 , and then a semiconductor epitaxial layer 110 a is formed on the patterned sacrificial layer 120 b and the first substrate SUB 1 , wherein the first substrate SUB 1 is, for example, a sapphire substrate, and the patterned sacrificial layer 120 b is, for example, a zinc oxide (ZnO) epitaxial layer, a AlGaN epitaxial layer, a AlInN epitaxial layer, or so forth formed through the epitaxial process.
  • ZnO zinc oxide
  • the semiconductor epitaxial layer 110 a is patterned in order to form a plurality of device layers 110 and a plurality of sacrificial patterns or sacrificial islands 120 b embedded between the device layers 110 and the first substrate SUB 1 .
  • the process of patterning the semiconductor epitaxial layer 110 a is, for example, the photolithography and etching process.
  • the sacrificial patterns 120 b uncovered by the protective layer PV may be removed by the etchant, so that the device layers 110 uncovered by the protective layer PV can be easily separated from the first substrate SUB 1 .
  • an etchant to be used includes a phosphoric acid (H 3 PO 4 ), a hydrochloric acid (HCl) or other acidic solution.
  • an etchant to be used includes a potassium hydroxide (KOH), a nitric acid (HNO 3 ) or other solution.
  • FIG. 7A to FIG. 7K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a second embodiment.
  • a first type doped semiconductor layer 210 a a light emitting layer 210 b and a second type doped semiconductor layer 210 c are formed on a growth substrate SUB.
  • the first type doped semiconductor layer 210 a is, for example, a N-type doped GaN epitaxial layer formed through the epitaxial process
  • the light emitting layer 210 b is, for example, a single or multiple quantum well light emitting layer formed through the epitaxial process
  • the second type doped semiconductor layer 210 c is, for example, a P-type doped GaN epitaxial layer formed through the epitaxial process.
  • a sacrificial layer 120 a is formed on a first substrate SUB 1 , and the second type doped semiconductor layer 210 c is temporarily bonded with the sacrificial layer 120 a.
  • the first type doped semiconductor layer 210 a and the growth substrate SUB are separated.
  • a process of separating the first type doped semiconductor layer 210 a and the growth substrate SUB includes a laser lift-off technique.
  • one of ordinary skill in the art may selectively perform a thinning process of first type doped semiconductor layer 210 a (e.g., grinding or back etching), or to manufacture the photonic crystal on the first type doped semiconductor layer 210 a.
  • the first type semiconductor layer 210 a , the light emitting layer 210 b , the second type semiconductor layer 210 c , and the sacrificial layer 120 a are patterned in order to form a plurality of first type semiconductor patterns 210 a′ , a plurality of light-emitting patterns 210 b′ , a plurality of second type semiconductor patterns 210 c′ and the sacrificial patterns 120 .
  • a plurality of electrodes 210 d are formed over the first type semiconductor patterns 210 a′ , wherein the first type semiconductor patterns 210 a′ , the light-emitting patterns 210 b′ , the second type semiconductor patterns 210 c′ , and the electrodes 210 d located on a same sacrificial pattern 120 constitute a device layer 210 .
  • a protective layer PV is formed over the first substrate SUB 1 to selectively cover parts of the device layers 210 and the sacrificial patterns 120 , wherein parts of the device layers 210 and the sacrificial patterns 120 are uncovered by the protective layer PV.
  • the protective layer PV is, for example, a photoresist material or other dielectric material, so as to ensure the device layers 210 covered by the protective layer PV are not to be separated from the first substrate SUB 1 during a subsequent removal process of the sacrificial patterns 120 .
  • a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • a second substrate SUB 2 is provided, and the second substrate SUB 2 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display.
  • the device layers 210 uncovered by the protective layer PV are bonded with the second substrate SUB 2 , and the sacrificial patterns 120 uncovered by the protective layer PV are removed, so that parts of the device layers 110 are separated from the first substrate SUB 1 and are transfer-bonded to the second substrate SUB 2 .
  • the device layer 210 uncovered by the protective layer PV are, for example, bonded the bonding pads PAD over the second substrate SUB 2 through the conductive bumps B.
  • the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB 2 are achieved through reflow or other soldering process.
  • the protective layer PV is able to control a distance between the first substrate SUB 1 and the second substrate SUB 2 , so as to avoid a phenomenon of excessive press fit.
  • the protective layer PV provides a function of bonding stop and thus a process control is easier.
  • the device layers 210 are transfer-bonded to the second substrate SUB 2 , one of ordinary skill in the art may selectively repeat the aforementioned steps illustrated in FIG. 7A to FIG. 7G for at least once, so as to transfer-bond the device layers 210 ′ and the device layers 210 ′′ to the second substrate SUB 2 . Since the device layers 210 , 210 ′, 210 ′′ can emit different colored lights (e.g., a combination of red light, blue light, green light), the device layers 210 , 210 ′, 210 ′′ over the second substrate SUB 2 can provide a function of full-color display.
  • the device layers 210 , 210 ′, 210 ′′ over the second substrate SUB 2 can provide a function of full-color display.
  • the device layers 210 , 210 ′, 210 ′′ capable of emitting different colored lights have different thicknesses, and the conductive bumps B, B′, B′′ bonded with the device layers 210 , 210 ′, 210 ′′ also have different heights, top surfaces of the device layers 210 , 210 ′, 210 ′′ can be located on a same level of height.
  • the present embodiment does not limit the top surfaces of the device layers 210 , 210 ′, 210 ′′ must be located on a same level of height, such that through adjusting the heights of the conductive bumps B, B′, B′′, the top surfaces of the device layers 210 , 210 ′, 210 ′′ may be respectively located on different level of heights.
  • a planar insulating layer PLN′ (as shown in FIG. 7I ) are formed in between the device layers 210 , 210 ′, 210 ′′ over the second substrate SUB 2 , and then a common electrode COM is formed on the device layers 210 , 210 ′, 210 ′′ and the planar insulating layer PLN′.
  • a black matrix BM is further formed on the common electrode COM, wherein the black matrix BM has a plurality of openings AP, and each of the openings AP is respectively located above one of the device layers 210 , 210 ′, 210 ′′.
  • the black matrix BM may selectively be a good conductive shading material. Since the black matrix BM is disposed on the common electrode COM, the black matrix BM is able to further reduce a resistance of the common electrode COM in order to further enhance light emitting efficiencies of the device layers 210 , 210 ′, 210 ′′.
  • the present embodiment is able to selectively form a micro-lens array MLA above the device layers 210 , 210 ′, 210 ′′, wherein the micro-lens array MLA includes a plurality of micro-lenses ML arranged in array, and each of the micro-lenses ML is respectively located above at least one of the device layers 210 , 210 ′, 210 ′′.
  • FIG. 8A to FIG. 8K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a third embodiment.
  • the transfer-bonding method for light emitting devices of the present embodiment is similar to the transfer-bonding method for light emitting devices of the second embodiment, except for main differences illustrated in FIG. 8B to FIG. 8H . , the following is to provide detail descriptions in coordination with FIG. 8A to FIG. 8K .
  • a first type doped semiconductor layer 310 a , a light emitting layer 310 b and a second type doped semiconductor layer 310 c are formed on a growth substrate SUB.
  • the first type doped semiconductor layer 310 a is, for example, a N-type doped GaN epitaxial layer formed by an epitaxial process
  • the light emitting layer 310 b is, for example, a single or multiple quantum well light emitting layers formed through the epitaxial process
  • the second type doped semiconductor layer 310 c is, for example, a P-type doped GaN epitaxial layer formed through the epitaxial process.
  • One of ordinary skill in the art would be able to manufacture a photonic crystal based on actual design requirements, and no detail descriptions are elaborated in the present embodiment.
  • a plurality of electrodes 310 d′ are formed over the second type doped semiconductor layer 310 c , wherein the electrodes 310 d′ and the second type doped semiconductor layer 310 c have a ohmic contact in between.
  • a sacrificial layer 120 a is formed on the first substrate SUB 1 , so that the second type doped semiconductor layer 310 c is temporarily bonded with the sacrificial layer 120 a.
  • the first type doped semiconductor layer 310 a are separated from the growth substrate SUB.
  • a process of separating the first type doped semiconductor layer 310 a and the growth substrate SUB includes a laser lift-off technique.
  • one of ordinary skill in the art may selectively perform a thinning process of first type doped semiconductor layer 310 a (e.g., grinding or back etching), or to manufacture the photonic crystal on the first type doped semiconductor layer 310 a.
  • the first type semiconductor layer 310 a , the light emitting layer 310 b , the second type semiconductor layer 310 c , and the sacrificial layer 120 a are patterned, in order to form a plurality of first type semiconductor patterns 310 a′ , a plurality of light-emitting patterns 310 b ′, a plurality of second type semiconductor patterns 310 c′ and the sacrificial patterns 120 .
  • the first type semiconductor patterns 310 a′ , the light-emitting patterns 310 b′ , the second type semiconductor patterns 310 c′ , and the electrodes 310 d located on a same sacrificial pattern 120 constitute a device layer 310 .
  • a protective layer PV is formed over the first substrate SUB 1 to selectively cover parts of the device layers 310 and the sacrificial patterns 120 , wherein parts of the device layers 310 and the sacrificial patterns 120 are uncovered by the protective layer PV.
  • the protective layer PV is, for example, a photoresist material or other dielectric material, so as to ensure the device layers 310 covered by the protective layer PV are not to be separated from the first substrate SUB 1 during a subsequent removal process of the sacrificial patterns 120 .
  • a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • a second substrate SUB 2 is provided, wherein the second substrate SUB 2 is, for example, a stamp mold, and the stamp mold has a plurality of protrusions P.
  • the protrusions P over the second substrate SUB 2 are bonded with the device layers 310 uncovered by the protective layer PV.
  • the sacrificial patterns 120 uncovered by the protective layer PV are removed, so as to transfer-bond parts of the device layers 310 to the stamp mold (SUB 2 ).
  • the device layers 310 transfer-bonded to the stamp mold (SUB 2 ) are bonded with a circuit substrate SUB 3 to further transfer-bond the device layers 310 to the circuit substrate SUB 3 , wherein the circuit substrate SUB 3 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display.
  • the device layers 310 are, for example, bonded the bonding pads PAD over the second substrate SUB 2 through the conductive bumps B.
  • the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB 2 are achieved through reflow or other soldering process.
  • FIG. 8I after firstly transfer-bonded the device layers 310 to the second substrate SUB 2 and then to the circuit substrate SUB 3 , one of ordinary skill in the art may selectively repeat the aforementioned steps illustrated in FIG. 8A to FIG. 8H for at least once, so as to transfer-bond the device layers 310 ′ and the device layers 310 ′′ to the circuit substrate SUB 3 .
  • the device layers 310 , 310 ′, 310 ′′ capable of emitting different colored lights have different thicknesses, and the conductive bumps B, B′, B′′ bonded with the device layers 310 , 310 ′, 310 ′′ also have different heights, top surfaces of the device layers 310 , 310 ′, 310 ′′ can be located on a same level of height.
  • the present embodiment does not limit the top surfaces of the device layers 310 , 310 ′, 310 ′′ located on a same level of height, such that through adjusting the heights of the conductive bumps B, B′, B′′, the top surfaces of the device layers 310 , 310 ′, 310 ′′ may be respectively located on different level of heights.
  • the light emitting devices may be rapidly and efficiently transfer-bonded from a substrate to another substrate, so as to facilitate an application of the light emitting devices in the field of micro-display.

Abstract

A transfer-bonding method for light emitting devices including following steps is provided. A plurality of light emitting devices is formed over a first substrate and is arranged in array, wherein each of the light emitting devices includes a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate. A protective layer is formed over the first substrate to selectively cover parts of the light emitting devices, and other parts of the light emitting devices are uncovered by the protective layer. The device layers uncovered by the protective layer are bonded with a second substrate. The sacrificial patterns uncovered by the protective layer are removed, so that parts of the device layers uncovered by the protective layer are separated from the first substrate and are transfer-bonded to the second substrate.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefits of U.S. provisional application Ser. No. 61/511,137, filed on Jul. 25, 2011 and Taiwan application serial no. 101118745, filed on May 25, 2012. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
  • TECHNICAL FIELD
  • The technical field relates to a manufacturing method for light emitting devices array.
  • BACKGROUND
  • Inorganic light emitting diode display has features of self-luminous, high brightness and so on, and therefore has been widely applied in the fields of illumination, display and so forth monolithic micro-display has been constantly faced with a bottleneck of colorizing technology. A conventional technology utilizing an epitaxial technique in a single light emitting diode chip to manufacture a plurality of light emitting layers capable of emitting different colored lights has already been provided, such that the single light emitting diode chip can provide different colored lights. Because lattice constants of the light emitting layers capable of emitting different colored lights are different, growth of the light emitting layers on a same substrate is difficult. In addition, another conventional technology has provided a colorizing technique utilizing a light emitting diode chip in collocation with different color conversion materials, but this technology is still facing problems of low conversion efficiency of the color conversion materials, coating uniformity and so forth.
  • The transfer-bonding technique of the light emitting diode has a better chance to enhance brightness and display quality of a monolithic micro-display. Rapidly and efficiently transfer-bonding the light emitting diode to a circuit substrate of the monolithic micro-display is in fact one of the recently concerned issues of industry.
  • SUMMARY
  • One of exemplary embodiments provides a transfer-bonding method for light emitting devices and a light emitting device array.
  • One of exemplary embodiments provides a transfer-bonding method for light emitting devices including: a plurality of light emitting devices is formed over a first substrate and is arranged in array, wherein each of the light emitting devices includes a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate; a protective layer is formed over the first substrate to selectively cover parts of the light emitting devices, and other parts of the light emitting devices are uncovered by the protective layer; the device layers uncovered by protective layer are bonded with a second substrate; and the sacrificial patterns uncovered by the protective layer are removed, so that parts of the device layers are separated from the first substrate and are transfer-bonded to the second substrate.
  • One of exemplary embodiments provides a light emitting device array including a circuit substrate and a plurality of device layers capable of emitting different colored lights, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps over the bonding pads, the device layers capable of emitting different colored lights are electrically connected with the circuit substrate through the conductive bumps and the bonding pads. The device layers capable of emitting different colored lights have different thicknesses, and the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights device layer are located on a same level of height.
  • One of exemplary embodiments provides a light emitting device array including a circuit substrate and a plurality of device layers capable of emitting different colored lights, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps over the bonding pads, and the device layers capable of emitting different colored lights are electrically connected with the circuit substrate through the conductive bumps and the bonding pads. The device layers capable of emitting different colored lights have different thicknesses, and the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights are located on a different level of heights.
  • An embodiment is able to rapidly and efficiently transfer-bond the light emitting devices from a substrate to another substrate so as to facilitate an application of the light emitting devices in the field of micro-display.
  • Several exemplary embodiments accompanied with figures are described in detail below to further describe the disclosure in details.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide further understanding, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments and, together with the description, serve to explain the principles of the disclosure.
  • FIG. 1 A to FIG. 1K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a first embodiment.
  • FIG. 2, FIG. 3 and FIG. 4 illustrate bonding sequences of the light emitting devices and a second substrate.
  • FIG. 5A to FIG. 5C illustrate a method for manufacturing sacrificial patterns.
  • FIG. 6A to FIG. 6C illustrate another method for manufacturing sacrificial patterns.
  • FIG. 7A to FIG. 7K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a second embodiment.
  • FIG. 8A to FIG. 8K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a third embodiment.
  • DETAILED DESCRIPTION OF DISCLOSED EMBODIMENTS First Embodiment
  • FIG. 1A to FIG. 1K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a first embodiment. Referring to FIG. 1A, a plurality of light emitting devices 100 is formed over a first substrate SUB1 and are arranged in array, wherein each of the light emitting devices 100 includes a device layer 110 and a sacrificial pattern 120 sandwiched between the device layer 110 and the first substrate SUB1. In present embodiment, the device layers 110 located over the same first substrate SUB1 are suitable for emitting same colored lights. For example, the device layers 110 formed over the first substrate SUB1 are red light emitting diodes, green light emitting diodes or blue light emitting diodes. In addition, every device layer 110 has already included an electrode (not shown).
  • Referring to FIG. 1B, a protective layer PV is formed over the first substrate SUB1 to selectively cover parts of the light emitting devices 100, while other parts of the light emitting devices 100 are uncovered by the protective layer PV. In the present embodiment, the protective layer PV is, for example, a photoresist material or other dielectric material, such that the light emitting devices 100 covered by the protective layer PV, in a subsequent removal process of the sacrificial patterns 120, is not separated from the first substrate SUB1. For example, a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • Referring to FIG. 1C and FIG. 1D, the device layers 110 uncovered by the protective layer PV are bonded with a second substrate SUB2, and the sacrificial patterns 120 (as shown in FIG. 1C) uncovered by the protective layer PV are removed, so that parts of the device layers 110 are separated from the first substrate SUB1 and are transfer-bonded to the second substrate SUB2 (as shown in FIG. 1D). In the present embodiment, the second substrate SUB2 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display, and the device layers 110 uncovered by the protective layer PV are bonded with the bonding pads PAD over the second substrate SUB2 through the conductive bumps B. For example, the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB2 are achieved through reflow or other soldering process.
  • As shown in FIG. 1 C, during a process of bonding the conductive bumps B and the bonding pads PAD, the protective layer PV is able to effectively and directly control a distance between the first substrate SUB1 and the second substrate SUB2, so as to avoid a phenomena of excessive press fit. In other words, the protective layer PV provides a function of bonding stop and thus a process control is much easier.
  • In the present embodiment, the removal process of the sacrificial pattern is, for example, wet etch. A choice of etchant is related to the material of the protective layer PV, an etching rate of the chosen etchant on the sacrificial pattern 120 has to be higher than an etching rate on the protective layer PV, so as to ensure the device layers 110 and the sacrificial patterns 120 covered by the protective layer PV are not to be damaged by the etchant.
  • FIG. 1A to FIG. 1D have briefly illustrated a process of transfer-bonding the light emitting devices 100 from the first substrate SUB1 to the second substrate SUB2. In order to transfer-bond a plurality of device layers suitable for emitting different colored lights to the second substrate SUB2, the present embodiment is able to selectively perform the manufacturing process steps illustrated in FIG. 1E to FIG. 1K.
  • Referring to FIG. 1E, a plurality of light emitting devices arranged in array 100′ are formed over another first substrate SUB1′, wherein each of the light emitting device 100′ includes a device layer 110′ and a sacrificial pattern 120′ sandwiched between the device layer 110′ and the first substrate SUB1′. In the present embodiment, device layers 110′ located over the first substrate SUB1′ are suitable for emitting same colored lights. For example, the device layers 110′ over the first substrate SUB1′ all are red light emitting diodes, green light emitting diodes or blue light emitting diodes. The device layer 110′ and the device layers 110 are suitable for respectively emitting different colors of light.
  • As shown in FIG. 1E, a protective layer PV′ is formed over the first substrate SUB1′ to selectively cover parts of the light emitting devices 100′, while other parts of the light emitting devices 100′ are uncovered by the protective layer PV′. The protective layer PV′ in FIG. 1E has the same function as the protective layer PV in FIG. 1B, and thus is not repeated herein.
  • Referring to FIG. 1F and FIG. 1G, the device layers 110′ uncovered the by protective layer PV′ are bonded with a second substrate SUB2, and the sacrificial patterns 120′ (as shown in FIG. 1 F) uncovered by the protective layer PV′ are removed, so that parts of the device layers 110′ are separated from the first substrate SUB1′ and are transfer-bonded to the second substrate SUB2 (as shown in FIG. 1G). In the present embodiment, the device layers 110′ uncovered by the protective layer PV′ is, for example, bonded with a plurality of bonding pads PAD over the second substrate SUB2 through a plurality of conductive bumps B′. For example, the conductive bumps B′ are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B′ and the bonding pads PAD over the second substrate SUB2 are achieved through reflow or other soldering process.
  • Referring to FIG. 1H, a plurality of light emitting devices arranged in array 100″ is formed over another first substrate SUB1″, wherein each of the light emitting devices 100″ includes a device layer 110″ and a sacrificial pattern 120″ sandwichted between the device layer 110″ and the first substrate SUB1″. In the present embodiment, the device layers 110″ located over the same first substrate SUB1″ are suitable for emitting same colored lights. For example, the device layer 110″ over the first substrate SUB1″ all are red light emitting diodes, green light emitting diodes or blue light emitting diodes. The device layers 110″, the device layers 110′ and the device layers 110 are suitable for respectively emitting different colors of light.
  • As shown in FIG. 1H, a protective layer PV″ is formed on the first substrate SUB1″ to selectively cover parts of the light emitting devices 100″, while other parts of the light emitting devices 100″ are uncovered by the protective layer PV″. The protective layer PV″ in FIG. 1E is has the same function as the protective layer PV in FIG. 1B, and thus is not repeated herein.
  • Referring to FIG. 1I, the device layers 110″ uncovered by the protective layer PV″ are bonded with a second substrate SUB2, and the sacrificial patterns 120″ uncovered by the protective layer PV″ are removed, so that parts of the device layers 110″ are separated from the first substrate SUB1″ and are transfer-bonded to the second substrate SUB2 (as shown in FIG. 1G). In the present embodiment, the device layer 110″ uncovered by the protective layer PV″ are, for example, bonded with a plurality of bonding pads PAD over the second substrate SUB2 through a plurality of conductive bumps B″. For example, the conductive bumps B″ are gold bumps or other alloy bumps, and the bonding between the conductive bumps B″ and the bonding pads PAD over the second substrate SUB2 is achieved through reflow or other soldering process.
  • As shown in FIG. 1A to FIG. 1I, the device layers 110, the device layers 110′ and the device layers 110″ are transfer-bonded to the second substrate SUB2. In detail, a total thickness of the device layers 110 and the conductive bumps B is smaller than a total thickness of the device layers 110′ and the conductive bumps B′, and the total thickness of the device layers 110′ and the conductive bumps B′ is smaller than a total thickness of the device layers 110″ and the conductive bumps B″. When the total thickness of the device layers 110 and the conductive bumps B is smaller than the total thickness of the device layers 110′ and the conductive bumps B′, the device layers 110″ during the process of transfer-bonding to the second substrate SU2B are not to be interfered by the device layers 110. When the total thickness of the device layers 110′ and the conductive bumps B′ is smaller than the total thickness of the device layer 110″ and the conductive bumps B″, the device layers 110′″ during the transfer-bonding process to the second substrate SU2B are not to be interfered by the device layers 110′.
  • Referring to FIG. 1J, in order to prevent abnormal short-circuit between the device layers 110, 110′, 110″, the present embodiment firstly form an insulating layer IN over the second substrate SUB2 to fill in between the device layers 110, 110′, 110″, and then a common electrode COM is formed on the device layers 110, 110′, 110″ and the insulating layer IN.
  • Referring to FIG. 1K, since the device layers 110, 110′, 110″ capable of emitting different colored lights are different in thicknesses, and the conductive bumps B, B′, B″ have different heights, top surfaces of the device layers 110, 110′, 110″ capable of emitting different colored lights are located on different level of heights. The present embodiment is able to form a planarized layer PLN on the common electrode COM, and after the manufacturing of the planarized layer PLN is completed, the present embodiment is able to selectively form a black matrix BM and/or a micro-lens array MLA on the planarized layer PLN. For example, the black matrix BM has a plurality of openings AP, and each of the openings AP is respectively located above at least one of the device layers 110, 110′, 110″. In addition, the micro-lens array MLA includes a plurality of micro-lenses ML arranged in array, and each of the micro-lenses ML is respectively located above at least one of the device layers 110, 110′, 110″. Each of the micro-lenses ML is respectively located the openings AP therein, and is corresponded to at least one of the device layers 110, 110′, 110″.
  • Since the present embodiment adopts a coordination of the sacrificial patterns 120, 120′, 120″, the protective layers PV, PV′, PV″ and the conductive bumps B, B′, B″, the present embodiment is able to very efficiently transfer-bond the different device layers 110, 110′, 110″ to the second substrate SUB2.
  • In order to transfer-bond the light emitting devices capable of emitting different colored lights to a same second substrate SUB2, the present embodiment provides the bonding sequences illustrated in FIG. 2, FIG. 3 and FIG. 4. With the bonding sequences illustrated in FIG. 2, FIG. 3 and FIG. 4, all of the light emitting devices may be smoothly transfer-bonded to the second substrate SUB2 without a problem of still remaining parts of the light emitting device over the first substrate SUB1 (or the first substrate SUB1′, SUB1″).
  • As shown in FIG. 2 to FIG. 4, firstly, three first substrates SUB1 (as shown in FIG. 3) or four first substrates SUB1 (as shown in FIG. 2 or FIG. 4) are provided, wherein one of the first substrates SUB has red light emitting devices 110R. In addition, one of the first substrates SUB1 has blue light emitting devices 110B, and the rest of the first substrates SUB1 have green light emitting devices 110G. Next, the red light emitting devices 110R, the green light emitting devices 110G and the blue light emitting devices 110B on the first substrates SUB1 are transfer-bonded to predetermined positions on the second substrates SUB2 (as shown in accordance with the dotted lines). Hence, the red light emitting devices 110R, the green light emitting devices 110G and the blue light emitting devices 110B may be rapidly and efficiently transfer-bonded from the first substrates SUB1 to the second substrates SUB2 without the problem of still remaining parts of the light emitting device over the first substrate SUB1.
  • Methods for Manufacturing Sacrificial Patterns
  • FIG. 5A to FIG. 5C illustrate a method for manufacturing sacrificial patterns.
  • Referring to FIG. 5A, a sacrificial layer 120 a and a semiconductor epitaxial layer 110 a are formed on the first substrate SUB1, wherein the first substrate SUB1 is, for example, a sapphire substrate, and the sacrificial layer 120 a is, for example, a zinc oxide (ZnO) epitaxial layer, a AlGaN epitaxial layer, a AlInN epitaxial layer, or so forth formed by an epitaxial process.
  • Referring to FIG. 5B, the semiconductor epitaxial layer 110 a and the sacrificial layer 120 a are patterned in order to form a plurality of device layers 110 and a plurality of sacrificial patterns 120 sandwiched between the device layers 110 and the first substrate SUB1. In the present embodiment, a process of patterning the semiconductor epitaxial layer 110 a and the sacrificial layer 120 a is, for example, a photolithography and etching process.
  • Referring to FIG. 5C, when parts of the device layers 110 are covered by the protective layer PV, the sacrificial patterns 120 uncovered by the protective layer PV may be removed by the etchant, such that the device layers 110 uncovered by the protective layer PV are separated from the first substrate SUB1. When a material of the sacrificial patterns 120 is zinc oxide, an etchant to be used includes a phosphoric acid (H3PO4), a hydrochloric acid (HCl) or other acidic solution. When a material of the sacrificial patterns 120 b is AlGaN or AlInN, an etchant to be used includes a potassium hydroxide (KOH), a nitric acid (HNO3) or other solution.
  • FIG. 6A to FIG. 6C illustrate another method for manufacturing sacrificial patterns. Referring to FIG. 6A, a patterned sacrificial layer 120 b is firstly formed on the first substrate SUB1, and then a semiconductor epitaxial layer 110 a is formed on the patterned sacrificial layer 120 b and the first substrate SUB1, wherein the first substrate SUB1 is, for example, a sapphire substrate, and the patterned sacrificial layer 120 b is, for example, a zinc oxide (ZnO) epitaxial layer, a AlGaN epitaxial layer, a AlInN epitaxial layer, or so forth formed through the epitaxial process.
  • Referring to FIG. 6B the semiconductor epitaxial layer 110 a is patterned in order to form a plurality of device layers 110 and a plurality of sacrificial patterns or sacrificial islands 120 b embedded between the device layers 110 and the first substrate SUB1. In the present embodiment, the process of patterning the semiconductor epitaxial layer 110 a is, for example, the photolithography and etching process.
  • Referring to FIG. 6C, when parts of the device layers 110 are covered by the protective layer PV, the sacrificial patterns 120 b uncovered by the protective layer PV may be removed by the etchant, so that the device layers 110 uncovered by the protective layer PV can be easily separated from the first substrate SUB1. When a material of the sacrificial patterns 120 b is zinc oxide, an etchant to be used includes a phosphoric acid (H3PO4), a hydrochloric acid (HCl) or other acidic solution. When a material of the sacrificial patterns 120 b is AlGaN or AlInN, an etchant to be used includes a potassium hydroxide (KOH), a nitric acid (HNO3) or other solution.
  • Second Embodiment
  • FIG. 7A to FIG. 7K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a second embodiment. Referring to FIG. 7A, firstly, a first type doped semiconductor layer 210 a, a light emitting layer 210 b and a second type doped semiconductor layer 210 c are formed on a growth substrate SUB. In the present embodiment, the first type doped semiconductor layer 210 a is, for example, a N-type doped GaN epitaxial layer formed through the epitaxial process, the light emitting layer 210 b is, for example, a single or multiple quantum well light emitting layer formed through the epitaxial process, and the second type doped semiconductor layer 210 c is, for example, a P-type doped GaN epitaxial layer formed through the epitaxial process. One of ordinary skilled in the art, at this point, would be able to manufacture a photonic crystal, a resonant cavity, an ohmic contact layer, and other related components based on actual design requirements, and thus no detail descriptions are elaborated in the present embodiment.
  • Referring to FIG. 7B, a sacrificial layer 120 a is formed on a first substrate SUB1, and the second type doped semiconductor layer 210 c is temporarily bonded with the sacrificial layer 120 a.
  • Referring to FIG. 7C, the first type doped semiconductor layer 210 a and the growth substrate SUB are separated. In the present embodiment, a process of separating the first type doped semiconductor layer 210 a and the growth substrate SUB includes a laser lift-off technique. In addition, one of ordinary skill in the art, after the first type doped semiconductor layer 210 a and the growth substrate SUB are separated, may selectively perform a thinning process of first type doped semiconductor layer 210 a (e.g., grinding or back etching), or to manufacture the photonic crystal on the first type doped semiconductor layer 210 a.
  • Referring to FIG. 7D, after the first type doped semiconductor layer 210 a and the growth substrate SUB are separated, the first type semiconductor layer 210 a, the light emitting layer 210 b, the second type semiconductor layer 210 c, and the sacrificial layer 120 a are patterned in order to form a plurality of first type semiconductor patterns 210 a′, a plurality of light-emitting patterns 210 b′, a plurality of second type semiconductor patterns 210 c′ and the sacrificial patterns 120.
  • Referring to FIG. 7E, a plurality of electrodes 210 d are formed over the first type semiconductor patterns 210 a′, wherein the first type semiconductor patterns 210 a′, the light-emitting patterns 210 b′, the second type semiconductor patterns 210 c′, and the electrodes 210 d located on a same sacrificial pattern 120 constitute a device layer 210.
  • Referring to FIG. 7F, a protective layer PV is formed over the first substrate SUB1 to selectively cover parts of the device layers 210 and the sacrificial patterns 120, wherein parts of the device layers 210 and the sacrificial patterns 120 are uncovered by the protective layer PV. In the present embodiment, the protective layer PV is, for example, a photoresist material or other dielectric material, so as to ensure the device layers 210 covered by the protective layer PV are not to be separated from the first substrate SUB1 during a subsequent removal process of the sacrificial patterns 120. For example, a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • Referring to FIG. 7G, a second substrate SUB2 is provided, and the second substrate SUB2 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display. Next, the device layers 210 uncovered by the protective layer PV are bonded with the second substrate SUB2, and the sacrificial patterns 120 uncovered by the protective layer PV are removed, so that parts of the device layers 110 are separated from the first substrate SUB1 and are transfer-bonded to the second substrate SUB2. The device layer 210 uncovered by the protective layer PV are, for example, bonded the bonding pads PAD over the second substrate SUB2 through the conductive bumps B. For example, the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB2 are achieved through reflow or other soldering process.
  • As shown in FIG. 7G, during a process of bonding the conductive bumps B and the bonding pads PAD, the protective layer PV is able to control a distance between the first substrate SUB1 and the second substrate SUB2, so as to avoid a phenomenon of excessive press fit. In other words, the protective layer PV provides a function of bonding stop and thus a process control is easier.
  • Referring to FIG. 7H, after the device layers 210 are transfer-bonded to the second substrate SUB2, one of ordinary skill in the art may selectively repeat the aforementioned steps illustrated in FIG. 7A to FIG. 7G for at least once, so as to transfer-bond the device layers 210′ and the device layers 210″ to the second substrate SUB2. Since the device layers 210, 210′, 210″ can emit different colored lights (e.g., a combination of red light, blue light, green light), the device layers 210, 210′, 210″ over the second substrate SUB2 can provide a function of full-color display.
  • As shown in FIG. 7H, since the device layers 210, 210′, 210″ capable of emitting different colored lights have different thicknesses, and the conductive bumps B, B′, B″ bonded with the device layers 210, 210′, 210″ also have different heights, top surfaces of the device layers 210, 210′, 210″ can be located on a same level of height. However, the present embodiment does not limit the top surfaces of the device layers 210, 210′, 210″ must be located on a same level of height, such that through adjusting the heights of the conductive bumps B, B′, B″, the top surfaces of the device layers 210, 210′, 210″ may be respectively located on different level of heights.
  • Referring to FIG. 71 and FIG. 7J, after the device layers 210, 210′, 210″ are all bonded with the second substrate SUB2, a planar insulating layer PLN′ (as shown in FIG. 7I) are formed in between the device layers 210, 210′, 210″ over the second substrate SUB2, and then a common electrode COM is formed on the device layers 210, 210′, 210″ and the planar insulating layer PLN′. A black matrix BM is further formed on the common electrode COM, wherein the black matrix BM has a plurality of openings AP, and each of the openings AP is respectively located above one of the device layers 210, 210′, 210″. In the present embodiment, the black matrix BM may selectively be a good conductive shading material. Since the black matrix BM is disposed on the common electrode COM, the black matrix BM is able to further reduce a resistance of the common electrode COM in order to further enhance light emitting efficiencies of the device layers 210, 210′, 210″.
  • Referring to FIG. 7K, in order to further optimize optical performances of the device layers 210, 210′, 210″, the present embodiment is able to selectively form a micro-lens array MLA above the device layers 210, 210′, 210″, wherein the micro-lens array MLA includes a plurality of micro-lenses ML arranged in array, and each of the micro-lenses ML is respectively located above at least one of the device layers 210, 210′, 210″.
  • Third Embodiment
  • FIG. 8A to FIG. 8K are schematic flow chat diagrams illustrating a transfer-bonding method for light emitting devices according to a third embodiment. The transfer-bonding method for light emitting devices of the present embodiment is similar to the transfer-bonding method for light emitting devices of the second embodiment, except for main differences illustrated in FIG. 8B to FIG. 8H. , the following is to provide detail descriptions in coordination with FIG. 8A to FIG. 8K.
  • Referring to FIG. 8A, firstly, a first type doped semiconductor layer 310 a, a light emitting layer 310 b and a second type doped semiconductor layer 310 c are formed on a growth substrate SUB. In the present embodiment, the first type doped semiconductor layer 310 a is, for example, a N-type doped GaN epitaxial layer formed by an epitaxial process, the light emitting layer 310 b is, for example, a single or multiple quantum well light emitting layers formed through the epitaxial process, and the second type doped semiconductor layer 310 c is, for example, a P-type doped GaN epitaxial layer formed through the epitaxial process. One of ordinary skill in the art would be able to manufacture a photonic crystal based on actual design requirements, and no detail descriptions are elaborated in the present embodiment.
  • Referring to FIG. 8B, a plurality of electrodes 310 d′ are formed over the second type doped semiconductor layer 310 c, wherein the electrodes 310 d′ and the second type doped semiconductor layer 310 c have a ohmic contact in between.
  • Referring to FIG. 8C, a sacrificial layer 120 a is formed on the first substrate SUB1, so that the second type doped semiconductor layer 310 c is temporarily bonded with the sacrificial layer 120 a.
  • Referring to FIG. 8D, the first type doped semiconductor layer 310 a are separated from the growth substrate SUB. In the present embodiment, a process of separating the first type doped semiconductor layer 310 a and the growth substrate SUB includes a laser lift-off technique. In addition, one of ordinary skill in the art, after the first type doped semiconductor layer 310 a and the growth substrate SUB are separated, may selectively perform a thinning process of first type doped semiconductor layer 310 a (e.g., grinding or back etching), or to manufacture the photonic crystal on the first type doped semiconductor layer 310 a.
  • Referring to FIG. 8E, after the first type doped semiconductor layer 310 a and the growth substrate SUB are separated, the first type semiconductor layer 310 a, the light emitting layer 310 b, the second type semiconductor layer 310 c, and the sacrificial layer 120 a are patterned, in order to form a plurality of first type semiconductor patterns 310 a′, a plurality of light-emitting patterns 310 b′, a plurality of second type semiconductor patterns 310 c′ and the sacrificial patterns 120. Herein, the first type semiconductor patterns 310 a′, the light-emitting patterns 310 b′, the second type semiconductor patterns 310 c′, and the electrodes 310 d located on a same sacrificial pattern 120 constitute a device layer 310.
  • Referring to FIG. 8F, a protective layer PV is formed over the first substrate SUB1 to selectively cover parts of the device layers 310 and the sacrificial patterns 120, wherein parts of the device layers 310 and the sacrificial patterns 120 are uncovered by the protective layer PV. In the present embodiment, the protective layer PV is, for example, a photoresist material or other dielectric material, so as to ensure the device layers 310 covered by the protective layer PV are not to be separated from the first substrate SUB1 during a subsequent removal process of the sacrificial patterns 120. For example, a material of the protective layer PV may be a polyimide or other polymer material, and the material of the protective layer PV may also be a silicon oxide (SiOx), a silicon nitride (SiNx) or other inorganic dielectric material.
  • Referring to FIG. 8G, a second substrate SUB2 is provided, wherein the second substrate SUB2 is, for example, a stamp mold, and the stamp mold has a plurality of protrusions P. The protrusions P over the second substrate SUB2 are bonded with the device layers 310 uncovered by the protective layer PV. The sacrificial patterns 120 uncovered by the protective layer PV are removed, so as to transfer-bond parts of the device layers 310 to the stamp mold (SUB2).
  • Referring to FIG. 8H, the device layers 310 transfer-bonded to the stamp mold (SUB2) are bonded with a circuit substrate SUB3 to further transfer-bond the device layers 310 to the circuit substrate SUB3, wherein the circuit substrate SUB3 is, for example, a circuit substrate (e.g., a complementary metal oxide semiconductor chip having a plurality of bonding pads PAD) in a monolithic micro-display. In the present embodiment, the device layers 310 are, for example, bonded the bonding pads PAD over the second substrate SUB2 through the conductive bumps B. For example, the conductive bumps B are gold bumps or other alloy bumps, and the bonding (electrical connection) between the conductive bumps B and the bonding pads PAD over the second substrate SUB2 are achieved through reflow or other soldering process.
  • Referring to FIG. 8I, after firstly transfer-bonded the device layers 310 to the second substrate SUB2 and then to the circuit substrate SUB3, one of ordinary skill in the art may selectively repeat the aforementioned steps illustrated in FIG. 8A to FIG. 8H for at least once, so as to transfer-bond the device layers 310′ and the device layers 310″ to the circuit substrate SUB3.
  • As shown in FIG. 8H, since the device layers 310, 310′, 310″ capable of emitting different colored lights have different thicknesses, and the conductive bumps B, B′, B″ bonded with the device layers 310, 310′, 310″ also have different heights, top surfaces of the device layers 310, 310′, 310″ can be located on a same level of height. However, the present embodiment does not limit the top surfaces of the device layers 310, 310′, 310″ located on a same level of height, such that through adjusting the heights of the conductive bumps B, B′, B″, the top surfaces of the device layers 310, 310′, 310″ may be respectively located on different level of heights.
  • Since the manufacturing process illustrated in FIG. 8I to FIG. 8K is similar to the manufacturing process illustrated in FIG. 7I to FIG. 7K, the detail descriptions are not repeated herein.
  • According to the aforementioned embodiments, the light emitting devices may be rapidly and efficiently transfer-bonded from a substrate to another substrate, so as to facilitate an application of the light emitting devices in the field of micro-display.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the disclosed embodiments without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims and their equivalents.

Claims (19)

1. A transfer-bonding method for light emitting devices comprising:
forming a plurality of light emitting devices arranged in array over a first substrate, wherein each of the light emitting devices comprises a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate;
forming a protective layer over the first substrate to selectively cover the light emitting devices, wherein parts of the light emitting devices are uncovered by the protective layer;
bonding the device layers uncovered by the protective layer with a second substrate; and
removing the sacrificial patterns uncovered by the protective layer, so that parts of the device layers are separated from the first substrate and are transfer-bonded to the second substrate.
2. The transfer-bonding method for light emitting devices as recited in claim 1, wherein forming light emitting devices over the first substrate comprises:
forming a first type doped semiconductor layer, a light emitting layer and a second type doped semiconductor layer on a growth substrate;
forming a sacrificial layer on the first substrate;
bonding the second type doped semiconductor layer with the sacrificial layer;
separating the first type doped semiconductor layer from the growth substrate;
patterning the first type doped semiconductor layer, the light emitting layer, the second type doped semiconductor layer, and the sacrificial layer to form a plurality of first type doped semiconductor patterns, a plurality of light-emitting patterns, a plurality of second type doped semiconductor patterns, and the sacrificial patterns; and
forming a plurality of electrodes over the first type semiconductor patterns.
3. The transfer-bonding method for light emitting devices as recited in claim 2, wherein the sacrificial layer comprises a patterned sacrificial layer.
4. The transfer-bonding method for light emitting devices as recited in claim 1, wherein the second substrate comprises a circuit substrate, the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps located over the bonding pads, the device layers uncovered by the protective layer are bonded with the bonding pads through parts of the conductive bumps, and parts of the device layers are transfer-bonded to the circuit substrate when the sacrificial patterns uncovered by the protective layer are removed.
5. The transfer-bonding method for light emitting devices as recited in claim 4 further comprising transfer-bonding the device layers capable of emitting different colored lights to the circuit substrate by a method, the method comprises:
forming a plurality of light emitting devices arranged in array over a first substrate, wherein each of the light emitting devices comprises a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate;
forming a protective layer over the first substrate to selectively cover the light emitting devices, wherein parts of the light emitting devices are uncovered by the protective layer;
bonding the device layers uncovered by the protective layer with a second substrate; and
removing the sacrificial patterns uncovered by the protective layer, so that parts of the device layers are separated from the first substrate and are transfer-bonded to the second substrate.
6. The transfer-bonding method for light emitting devices as recited in claim 5, wherein the device layers capable of emitting different colored lights have different thicknesses, and the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights are located on a same level of height.
7. The transfer-bonding method for light emitting devices as recited in claim 1 further comprising:
forming a common electrode on the device layers over the second substrate.
8. The transfer-bonding method for light emitting devices as recited in claim 7 further comprising:
forming a black matrix on the common electrode, wherein the black matrix has a plurality of openings, and each of the openings is respectively located above at least one of the device layers.
9. The transfer-bonding method for light emitting devices as recited in claim 1 further comprising:
forming a micro-lens array, wherein the micro-lens array comprises a plurality of micro-lenses arranged in array, and each of the micro-lenses is respectively located above at least one of the device layers.
10. The transfer-bonding method for light emitting devices as recited in claim 1, wherein forming the light emitting devices over the first substrate comprises:
forming a first type doped semiconductor layer, a light emitting layer and a second type doped semiconductor layer on the growth substrate;
forming a plurality of electrodes over the second type doped semiconductor layer;
forming a sacrificial layer on the first substrate;
bonding the sacrificial layer with the second type doped semiconductor layer and the electrodes;
separating the first type doped semiconductor layer from the growth substrate; and
patterning the first type doped semiconductor layer, the light emitting layer, the second type doped semiconductor layer, and the sacrificial layer to form a plurality of first type doped semiconductor patterns, a plurality of light-emitting patterns, a plurality of second type doped semiconductor patterns, and the sacrificial patterns.
11. The transfer-bonding method for light emitting devices as recited in claim 10, wherein the sacrificial layer comprises a patterned sacrificial layer.
12. The transfer-bonding method for light emitting devices as recited in claim 10, wherein the second substrate comprises a stamp mold, the stamp mold has a plurality of protrusions, the light emitting devices uncovered by the protective layer are bonded with the protrusions, and when the sacrificial patterns uncovered by the protective layer are removed, parts of the device layers are transfer-bonded to the stamp mold.
13. The transfer-bonding method for light emitting devices as recited in claim 12 further comprising:
bonding the parts of the device layers transfer-bonded to the stamp mold with a circuit substrate to further transfer-bond the device layers to a circuit substrate, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps located over the bonding pads, and the electrodes are bonded with the bonding pads through parts of the conductive bumps.
14. The transfer-bonding method for light emitting devices as recited in claim 13 further comprising transfer-bonding the device layers capable of emitting different colored lights to the circuit substrate by a method, the method comprises:
forming a plurality of light emitting devices arranged in array over a first substrate, wherein each of the light emitting devices comprises a device layer and a sacrificial pattern sandwiched between the device layer and the first substrate;
forming a protective layer over the first substrate to selectively cover the light emitting devices, wherein parts of the light emitting devices are uncovered by the protective layer;
bonding the device layers uncovered by the protective layer with a second substrate; and
removing the sacrificial patterns uncovered by the protective layer, so that parts of the device layers are separated from the first substrate and are transfer-bonded to the second substrate; and
bonding the parts of the device layers transfer-bonded to the stamp mold with a circuit substrate to further transfer-bond the device layers to a circuit substrate, wherein the circuit substrate has a plurality of bonding pads and a plurality of conductive bumps located over the bonding pads, and the electrodes are bonded with the bonding pads through parts of the conductive bumps.
15. The transfer-bonding method for light emitting devices as recited in claim 14, wherein the device layers capable of emitting different colored lights have different thicknesses, the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights are located on different level of heights.
16. A light emitting device array comprising:
a circuit substrate having a plurality of bonding pads and a plurality of conductive bumps located over the bonding pads; and
a plurality of device layers capable of emitting different colored lights electrically connected with the circuit substrate through the conductive bumps and the bonding pads, wherein the device layers capable of emitting different colored lights have different thicknesses, the conductive bumps bonded with the device layers capable of emitting different colored lights have different heights, such that top surfaces of the device layers capable of emitting different colored lights are located on a same level of height.
17. The light emitting device array as recited in claim 16 further comprising:
a common electrode located on the device layers.
18. The light emitting device array as recited in claim 17 further comprising:
a black matrix located on the common electrode, wherein the black matrix has a plurality of openings, and each of the openings is respectively located above one of the device layers.
19. The light emitting device array as recited in claim 16 further comprising:
a micro-lens array comprising a plurality of micro-lenses arranged in array, and each of the micro-lenses is respectively located above one of the device layers.
US13/557,231 2011-07-25 2012-07-25 Transfer-bonding method for the light emitting device and light emitting device array Abandoned US20130026511A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US13/557,231 US20130026511A1 (en) 2011-07-25 2012-07-25 Transfer-bonding method for the light emitting device and light emitting device array
US14/583,594 US9306117B2 (en) 2011-07-25 2014-12-27 Transfer-bonding method for light emitting devices
US14/970,548 US9825013B2 (en) 2011-07-25 2015-12-16 Transfer-bonding method for the light emitting device and light emitting device array

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201161511137P 2011-07-25 2011-07-25
TW101118745 2012-05-25
TW101118745A TWI521690B (en) 2011-07-25 2012-05-25 Transfer-bonding method for light-emitting devices and light-emitting device array
US13/557,231 US20130026511A1 (en) 2011-07-25 2012-07-25 Transfer-bonding method for the light emitting device and light emitting device array

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US14/583,594 Continuation-In-Part US9306117B2 (en) 2011-07-25 2014-12-27 Transfer-bonding method for light emitting devices
US14/970,548 Division US9825013B2 (en) 2011-07-25 2015-12-16 Transfer-bonding method for the light emitting device and light emitting device array

Publications (1)

Publication Number Publication Date
US20130026511A1 true US20130026511A1 (en) 2013-01-31

Family

ID=47575956

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/557,231 Abandoned US20130026511A1 (en) 2011-07-25 2012-07-25 Transfer-bonding method for the light emitting device and light emitting device array
US14/970,548 Active 2032-08-22 US9825013B2 (en) 2011-07-25 2015-12-16 Transfer-bonding method for the light emitting device and light emitting device array

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/970,548 Active 2032-08-22 US9825013B2 (en) 2011-07-25 2015-12-16 Transfer-bonding method for the light emitting device and light emitting device array

Country Status (2)

Country Link
US (2) US20130026511A1 (en)
CN (1) CN102903804B (en)

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105453276A (en) * 2013-06-26 2016-03-30 晶元光电股份有限公司 Light-emitting element and manufacturing method therefor
US9345095B2 (en) 2010-04-08 2016-05-17 Ledengin, Inc. Tunable multi-LED emitter module
WO2016086180A1 (en) * 2014-11-26 2016-06-02 Ledengin, Inc. Compact emitter for warm dimming and color tunable lamp
US9406654B2 (en) 2014-01-27 2016-08-02 Ledengin, Inc. Package for high-power LED devices
US9554457B2 (en) 2009-04-08 2017-01-24 Ledengin, Inc. Package for multiple light emitting diodes
WO2017112675A1 (en) 2015-12-21 2017-06-29 Hong Kong Beida Jade Bird Display Limited Making semiconductor devices with alignment bonding and substrate removal
JP2018508971A (en) * 2014-12-19 2018-03-29 グロ アーベーGlo Ab Method for generating a light emitting diode array on a backplane
WO2018111752A1 (en) * 2016-12-13 2018-06-21 Hong Kong Beida Jade Bird Display Limited Mass transfer of micro structures using adhesives
US20180182944A1 (en) * 2015-06-24 2018-06-28 Dst Innovations Limited Method of Surface-Mounting Components
US20180219123A1 (en) * 2016-04-19 2018-08-02 Boe Technology Group Co., Ltd. Light-emitting diode substrate and manufacturing method thereof, and display device
US20180226537A1 (en) * 2013-06-26 2018-08-09 Epistar Corporation Light-emitting device and manufacturing method thereof
JP2018538696A (en) * 2015-12-07 2018-12-27 グロ アーベーGlo Ab Laser lift-off on isolated III-nitride optical islands for inter-substrate LED transfer
US20190044023A1 (en) * 2017-08-01 2019-02-07 Innolux Corporation Methods for manufacturing semiconductor device
US10325888B2 (en) * 2016-12-02 2019-06-18 PlayNitride Inc. Manufacturing method of display
WO2019152532A1 (en) * 2018-01-30 2019-08-08 Facebook Technologies, Llc Integrated elastomeric interface layer formation and singulation for light emitting diodes
US10566125B2 (en) * 2017-04-12 2020-02-18 Industrial Technology Research Institute Magnetic transfer module and method for transferring electronic element
US10575374B2 (en) 2018-03-09 2020-02-25 Ledengin, Inc. Package for flip-chip LEDs with close spacing of LED chips
CN112786643A (en) * 2018-03-20 2021-05-11 厦门市三安光电科技有限公司 Micro light emitting element, micro light emitting diode and transfer printing method thereof
US11032884B2 (en) 2012-03-02 2021-06-08 Ledengin, Inc. Method for making tunable multi-led emitter module
US20210183828A1 (en) * 2019-12-17 2021-06-17 Seoul Viosys Co., Ltd. Method of repairing light emitting device and display panel having repaired light emitting device
WO2023140003A1 (en) * 2022-01-18 2023-07-27 株式会社ジャパンディスプレイ Display device and method for manufacturing display device
US11967586B2 (en) 2018-01-24 2024-04-23 Apple Inc. Micro LED based display panel

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9136161B2 (en) * 2013-06-04 2015-09-15 LuxVue Technology Corporation Micro pick up array with compliant contact
CN103700736A (en) * 2013-12-20 2014-04-02 中国科学院半导体研究所 Selective laser lift-off method of gallium nitride-based epitaxial film
GB201413578D0 (en) 2014-07-31 2014-09-17 Infiniled Ltd A colour iled display on silicon
US9607907B2 (en) 2014-12-01 2017-03-28 Industrial Technology Research Institute Electric-programmable magnetic module and picking-up and placement process for electronic devices
CN105789122B (en) * 2014-12-12 2019-05-03 财团法人工业技术研究院 Method for transferring photoelectric element
WO2017107097A1 (en) * 2015-12-23 2017-06-29 Goertek.Inc Micro-led transfer method and manufacturing method
CN108463891B (en) * 2016-01-20 2020-09-22 歌尔股份有限公司 Micro light emitting diode transfer method and manufacturing method
TWI581417B (en) * 2016-04-11 2017-05-01 友達光電股份有限公司 Light emitting apparatus and fabricating method thereof
CN107305915B (en) * 2016-04-19 2019-04-05 财团法人工业技术研究院 Electronics-programmable magnetic shift module and electronic component transfer method
CN106058010B (en) * 2016-07-26 2019-02-01 深圳市华星光电技术有限公司 The transfer method of micro- light emitting diode matrix
TWI618266B (en) * 2016-09-07 2018-03-11 友達光電股份有限公司 Interposer structure of mirco-light emitting diode unit and fabricating method thereof, mirco-light emitting diode unit and fabricating method thereof and mirco-light emitting diode apparatus
TWI674682B (en) * 2016-09-07 2019-10-11 優顯科技股份有限公司 Optoelectronic semiconductor device and manufacturing method thereof
TWI611599B (en) * 2016-10-27 2018-01-11 友達光電股份有限公司 Temporary carrier device, display panel, and methods of manufacturing both, and method of testing micro light emitting devices
DE102017100812B4 (en) 2017-01-17 2024-04-25 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Method for producing an optoelectronic semiconductor component and optoelectronic semiconductor component
CN107017319A (en) * 2017-05-23 2017-08-04 深圳市华星光电技术有限公司 The preparation method of colored micro- LED array substrate
WO2018227453A1 (en) * 2017-06-15 2018-12-20 Goertek Inc. Method for transferring micro-light emitting diodes, micro-light emitting diode device and electronic device
JP6988460B2 (en) * 2017-12-26 2022-01-05 セイコーエプソン株式会社 Light emitting device, manufacturing method of light emitting device, and projector
DE102018104778A1 (en) * 2018-03-02 2019-09-05 Osram Opto Semiconductors Gmbh Component assembly of optical components, method for producing a composite component and component with an optical component
CN109326549B (en) * 2018-09-19 2020-07-28 京东方科技集团股份有限公司 Micro light emitting diode transfer method, display panel and preparation method thereof
CN111199907A (en) * 2018-11-20 2020-05-26 昆山工研院新型平板显示技术中心有限公司 Transfer method and transfer apparatus for micro-light emitting device
CN112750851B (en) * 2019-10-31 2023-01-20 成都辰显光电有限公司 Micro light-emitting element array substrate, preparation method and transfer method
CN112530299B (en) * 2020-01-14 2022-07-29 友达光电股份有限公司 Display device and method for manufacturing the same
WO2021168615A1 (en) * 2020-02-24 2021-09-02 重庆康佳光电技术研究院有限公司 Mass transfer method for light-emitting diodes, and display back panel assembly
WO2023178637A1 (en) * 2022-03-25 2023-09-28 重庆康佳光电技术研究院有限公司 Led chip assembly and manufacturing method therefor, chip transfer method, and display backplane

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030087476A1 (en) * 2001-09-06 2003-05-08 Toyoharu Oohata Method of transferring devices, method of arranging devices using the same, and method of manufacturing an image display system
US20080224153A1 (en) * 2006-12-04 2008-09-18 Sony Corporation Electronic device, method of producing the same, light-emitting diode display unit, and method of producing the same

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10200166A (en) * 1997-01-14 1998-07-31 Toyoda Gosei Co Ltd Support structure of light emitting diode, lead frame for light emitting diode lamp and substrate for light emitting diode device
US7479731B2 (en) * 2001-08-20 2009-01-20 Showa Denko K.K. Multicolor light-emitting lamp and light source
US7535028B2 (en) * 2005-02-03 2009-05-19 Ac Led Lighting, L.Lc. Micro-LED based high voltage AC/DC indicator lamp
JP2009076562A (en) * 2007-09-19 2009-04-09 Nec Corp Electronic device and electrode connecting method
JP2010205943A (en) * 2009-03-04 2010-09-16 Canon Inc Transfer method of functional region, led array, led printer head, and led printer
CN101964385B (en) * 2010-10-28 2012-08-29 映瑞光电科技(上海)有限公司 Light emitting diode and making method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030087476A1 (en) * 2001-09-06 2003-05-08 Toyoharu Oohata Method of transferring devices, method of arranging devices using the same, and method of manufacturing an image display system
US20080224153A1 (en) * 2006-12-04 2008-09-18 Sony Corporation Electronic device, method of producing the same, light-emitting diode display unit, and method of producing the same

Cited By (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9554457B2 (en) 2009-04-08 2017-01-24 Ledengin, Inc. Package for multiple light emitting diodes
US9345095B2 (en) 2010-04-08 2016-05-17 Ledengin, Inc. Tunable multi-LED emitter module
US10149363B2 (en) 2010-04-08 2018-12-04 Ledengin, Inc. Method for making tunable multi-LED emitter module
US11032884B2 (en) 2012-03-02 2021-06-08 Ledengin, Inc. Method for making tunable multi-led emitter module
US20180226537A1 (en) * 2013-06-26 2018-08-09 Epistar Corporation Light-emitting device and manufacturing method thereof
CN105453276A (en) * 2013-06-26 2016-03-30 晶元光电股份有限公司 Light-emitting element and manufacturing method therefor
US11088298B2 (en) * 2013-06-26 2021-08-10 Epistar Corporation Light-emitting device
CN110277379A (en) * 2013-06-26 2019-09-24 晶元光电股份有限公司 Light-emitting component and its manufacturing method
US9705029B2 (en) * 2013-06-26 2017-07-11 Epistar Corporation Light-emitting device and manufacturing method thereof
KR101766704B1 (en) * 2013-06-26 2017-08-09 에피스타 코포레이션 Light-emitting device and manufacturing method therefor
US10319877B2 (en) * 2013-06-26 2019-06-11 Epistar Corporation Light-emitting device and manufacturing method thereof
US20210367098A1 (en) * 2013-06-26 2021-11-25 Epistar Corporation Light-emitting device
US11901480B2 (en) * 2013-06-26 2024-02-13 Epistar Corporation Method of manufacturing a light-emitting device
US10680133B2 (en) * 2013-06-26 2020-06-09 Epistar Corporation Light-emitting device and manufacturing method thereof
US20190296186A1 (en) * 2013-06-26 2019-09-26 Epistar Corporation Light-emitting device and manufacturing method thereof
US20160155894A1 (en) * 2013-06-26 2016-06-02 Epistar Corporation Light-emitting device and manufacturing method thereof
US9406654B2 (en) 2014-01-27 2016-08-02 Ledengin, Inc. Package for high-power LED devices
WO2016086180A1 (en) * 2014-11-26 2016-06-02 Ledengin, Inc. Compact emitter for warm dimming and color tunable lamp
US10172206B2 (en) 2014-11-26 2019-01-01 Ledengin, Inc. Compact emitter for warm dimming and color tunable lamp
JP2018502447A (en) * 2014-11-26 2018-01-25 エルイーディエンジン・インコーポレーテッド Compact emitter for gentle dimming and color adjustable lamps
US9642206B2 (en) 2014-11-26 2017-05-02 Ledengin, Inc. Compact emitter for warm dimming and color tunable lamp
JP2018508971A (en) * 2014-12-19 2018-03-29 グロ アーベーGlo Ab Method for generating a light emitting diode array on a backplane
US11342489B2 (en) * 2015-06-24 2022-05-24 Dst Innovations Limited Method of surface-mounting components
US20180182944A1 (en) * 2015-06-24 2018-06-28 Dst Innovations Limited Method of Surface-Mounting Components
JP2018538696A (en) * 2015-12-07 2018-12-27 グロ アーベーGlo Ab Laser lift-off on isolated III-nitride optical islands for inter-substrate LED transfer
EP3394892A4 (en) * 2015-12-21 2019-07-03 Hong Kong Beida Jade Bird Display Limited Making semiconductor devices with alignment bonding and substrate removal
CN110249429A (en) * 2015-12-21 2019-09-17 香港北大青鸟显示有限公司 Production semiconductor devices is removed using alignment engagement and substrate
WO2017112675A1 (en) 2015-12-21 2017-06-29 Hong Kong Beida Jade Bird Display Limited Making semiconductor devices with alignment bonding and substrate removal
US10396237B2 (en) * 2016-04-19 2019-08-27 Boe Technology Group Co., Ltd. Light-emitting diode substrate and manufacturing method thereof, and display device
US11088296B2 (en) 2016-04-19 2021-08-10 Boe Technology Group Co., Ltd. Light-emitting diode substrate and manufacturing method thereof, and display device
US20180219123A1 (en) * 2016-04-19 2018-08-02 Boe Technology Group Co., Ltd. Light-emitting diode substrate and manufacturing method thereof, and display device
US10325888B2 (en) * 2016-12-02 2019-06-18 PlayNitride Inc. Manufacturing method of display
WO2018111752A1 (en) * 2016-12-13 2018-06-21 Hong Kong Beida Jade Bird Display Limited Mass transfer of micro structures using adhesives
US10325893B2 (en) 2016-12-13 2019-06-18 Hong Kong Beida Jade Bird Display Limited Mass transfer of micro structures using adhesives
US10566125B2 (en) * 2017-04-12 2020-02-18 Industrial Technology Research Institute Magnetic transfer module and method for transferring electronic element
US11335827B2 (en) * 2017-08-01 2022-05-17 Innolux Corporation Methods for manufacturing semiconductor device
US20220246790A1 (en) * 2017-08-01 2022-08-04 Innolux Corporation Methods for manufacturing semiconductor device
US20190044023A1 (en) * 2017-08-01 2019-02-07 Innolux Corporation Methods for manufacturing semiconductor device
US11955579B2 (en) * 2017-08-01 2024-04-09 Innolux Corporation Methods for manufacturing semiconductor device
US11949040B2 (en) * 2017-08-01 2024-04-02 Innolux Corporation Methods for manufacturing semiconductor device
US20220246791A1 (en) * 2017-08-01 2022-08-04 Innolux Corporation Methods for manufacturing semiconductor device
US11967586B2 (en) 2018-01-24 2024-04-23 Apple Inc. Micro LED based display panel
US10763135B2 (en) 2018-01-30 2020-09-01 Facebook Technologies, Llc Integrated elastomeric interface layer formation and singulation for light emitting diodes
WO2019152532A1 (en) * 2018-01-30 2019-08-08 Facebook Technologies, Llc Integrated elastomeric interface layer formation and singulation for light emitting diodes
US10575374B2 (en) 2018-03-09 2020-02-25 Ledengin, Inc. Package for flip-chip LEDs with close spacing of LED chips
CN112786643A (en) * 2018-03-20 2021-05-11 厦门市三安光电科技有限公司 Micro light emitting element, micro light emitting diode and transfer printing method thereof
US11508704B2 (en) * 2019-12-17 2022-11-22 Seoul Viosys Co., Ltd. Method of repairing light emitting device and display panel having repaired light emitting device
US11749652B2 (en) 2019-12-17 2023-09-05 Seoul Viosys Co., Ltd. Method of repairing light emitting device and display panel having repaired light emitting device
US20210183828A1 (en) * 2019-12-17 2021-06-17 Seoul Viosys Co., Ltd. Method of repairing light emitting device and display panel having repaired light emitting device
WO2023140003A1 (en) * 2022-01-18 2023-07-27 株式会社ジャパンディスプレイ Display device and method for manufacturing display device

Also Published As

Publication number Publication date
CN102903804B (en) 2015-12-16
US20160104695A1 (en) 2016-04-14
US9825013B2 (en) 2017-11-21
CN102903804A (en) 2013-01-30

Similar Documents

Publication Publication Date Title
US9825013B2 (en) Transfer-bonding method for the light emitting device and light emitting device array
US9306117B2 (en) Transfer-bonding method for light emitting devices
TWI521690B (en) Transfer-bonding method for light-emitting devices and light-emitting device array
US11804511B2 (en) Light emitting device with LED stack for display and display apparatus having the same
US11552061B2 (en) Light emitting device with LED stack for display and display apparatus having the same
US9773711B2 (en) Picking-up and placing process for electronic devices and electronic module
CN110429097B (en) Display panel, display device and preparation method of display panel
US20190355874A1 (en) High brightness light emitting device with small size
CN107046004A (en) The transfer method and electronic module of electronic component
US11362073B2 (en) Light emitting device including multiple transparent electrodes for display and display apparatus having the same
TWI750650B (en) Emissive display substrate for surface mount micro-led fluidic assembly and method for making same
CN109037268B (en) Micro light-emitting diode display, micro light-emitting diode element and manufacturing method thereof
US10868217B2 (en) LED chips, method of manufacturing the same, and display panels
CN116404027A (en) Micro-LED Micro display and preparation method thereof
CN212412081U (en) Light-emitting element for display and display device having the same
TWI740488B (en) Planar surface mount micro-led for fluidic assembly and method for making same
KR20230092671A (en) Micro LED display apparatus and method for manufacturing the same
US11227975B2 (en) Semiconductor structure having a bridge layer
US11756940B2 (en) Light emitting device for display and display apparatus having the same
US11437353B2 (en) Light emitting device for display and display apparatus having the same
US11626391B2 (en) Light emitting device and display apparatus having the same
CN211088274U (en) Display device
CN211654819U (en) Light emitting element for display and display device having the same
US20220336428A1 (en) Light emitting diode and display apparatus having the same
CN117276302A (en) Display substrate, preparation method thereof and display device

Legal Events

Date Code Title Description
AS Assignment

Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEH, WEN-YUNG;CHAO, CHIA-HSIN;WU, MING-HSIEN;AND OTHERS;REEL/FRAME:028652/0514

Effective date: 20120720

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION