US20120146157A1 - Semiconductor device having different fin widths - Google Patents
Semiconductor device having different fin widths Download PDFInfo
- Publication number
- US20120146157A1 US20120146157A1 US13/401,097 US201213401097A US2012146157A1 US 20120146157 A1 US20120146157 A1 US 20120146157A1 US 201213401097 A US201213401097 A US 201213401097A US 2012146157 A1 US2012146157 A1 US 2012146157A1
- Authority
- US
- United States
- Prior art keywords
- fin
- gate
- width
- transistor
- fin width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title abstract description 91
- 239000000758 substrate Substances 0.000 description 17
- 239000000463 material Substances 0.000 description 16
- 230000000694 effects Effects 0.000 description 11
- 230000007423 decrease Effects 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 239000013078 crystal Substances 0.000 description 6
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- 230000005669 field effect Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 102220103881 rs201490575 Human genes 0.000 description 4
- 102220037952 rs79161998 Human genes 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 208000016113 North Carolina macular dystrophy Diseases 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 102220097244 rs876660902 Human genes 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000011165 process development Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7856—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with an non-uniform gate, e.g. varying doping structure, shape or composition on different sides of the fin, or different gate insulator thickness or composition on opposing fin sides
Definitions
- Embodiments described herein relate generally to semiconductor circuits which include multi-gate field effect transistor devices.
- Semiconductor devices such as multi-gate field effect transistors are often designed for applications using circuits with down-scaled, extremely small devices.
- Semiconductor devices used for analog and RF applications may require different device characteristics compared to those used in digital applications. Harmonic distortion of signals in amplifier circuits increases with signal amplitude and limits the dynamic range of these circuits.
- Flicker noise also referred to as 1/f noise
- Gate resistance limits gain and increases noise in RF circuits. While the optimization of the ON/OFF currents for digital circuits is the main target during process development, an improvement of analog transistor characteristics without process changes is desirable for mixed signal and RF circuits.
- FIG. 1A illustrates a perspective view of a semiconductor device having different fin widths, according to some embodiments of the invention.
- FIG. 1B illustrates a perspective view of a semiconductor device having a different fin widths and gate dimensions, according to some embodiments of the invention.
- FIG. 2A illustrates a top view of a semiconductor device having different fin widths, according to some embodiments of the invention.
- FIG. 2B illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- FIG. 2C illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- FIG. 2D illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- FIG. 2E illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- FIG. 3A illustrates a perspective view of a gate finger showing lumped resistance elements representing the distributed nature of the gate resistance when operated at RF frequencies.
- FIG. 3B illustrates a perspective view of a cross section through the gate finger of FIG. 3A showing a gate material stack.
- FIG. 3C illustrates a top view of a semiconductor device having different fin spacing, according to some embodiments of the invention.
- FIG. 3D illustrates a top view of a semiconductor device having different fin spacing and gate contacts on two ends, according to some embodiments of the invention.
- FIG. 3E illustrates a top view of a semiconductor device having decreasing fin widths away from the gate contact, according to some embodiments of the invention.
- FIG. 3F illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths decreasing towards the center of the device, according to some embodiments of the invention.
- FIG. 3G illustrates a top view of a semiconductor device having increasing fin widths away from the gate contact, according to some embodiments of the invention.
- FIG. 3H illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths increasing towards the center of the device, according to some embodiments of the invention.
- FIG. 4 illustrates a top view of a semiconductor device having a stepped fin-width structure, according to some embodiments of the invention.
- FIG. 5 illustrates a top view of a semiconductor device having a stepped fin-width structure and a split gate structure, according to some embodiments of the invention.
- FIG. 6A illustrates a top view of a semiconductor device having a stepped fin structure with a narrow fin width in the center of the fin, according to some embodiments of the invention.
- FIG. 6B illustrates a top view of a semiconductor device having a stepped fin structure with a broad fin width in the center of the fin, according to some embodiments of the invention.
- FIG. 6C illustrates a top view of a semiconductor device having a stepped fin structure having sections with different fin widths and separate gates for each of the different fin sections connected to the same gate signal or connected to different gate signals, according to some embodiments of the invention.
- FIG. 6D illustrates a top view of a semiconductor device having a stepped fin structure with a broad fin width in the center of the fin and tapered transitions of the fin width from the center to narrower fin width at source and drain ends.
- FIG. 7 illustrates the semiconductor device shown in FIG. 6A with a gate having a skewed gate arrangement disposed on the fin, according to some embodiments of the invention.
- FIG. 8A illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention.
- FIG. 8B illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention.
- FIG. 9 illustrates a top view of a semiconductor device showing a fin structure having a curved section, according to some embodiments of the invention.
- FIG. 10 illustrates a top view of a semiconductor device showing multiple fins having a stepped fin structure and multiple gates overlying the fins, according to some embodiments of the invention.
- FIG. 11 illustrates a top view of two semiconductor devices coupled in series with each device having different fin widths, according to some embodiments of the invention.
- FIG. 12A illustrates a top view of two semiconductor device coupled in parallel showing a shared gate between the two devices, according to some embodiments of the invention.
- FIG. 12B illustrates a top view of two semiconductor device coupled in parallel with separate gates controlling the devices, according to some embodiments of the invention.
- FIG. 13 illustrates generally an example semiconductor device.
- substrate is understood to include a semiconductor wafer.
- substrate is also used to refer to semiconductor structures during processing and may include other layers that have been fabricated thereupon. Both “wafer” and “substrate” includes doped and undoped semiconductors, epitaxial or non epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
- MoGFET multiple gate field effect transistor
- conductor is understood to generally include n-type and p-type semiconductors and the term “insulator” or “dielectric” is defined to include any material that is less electrically conductive than the materials referred to as “conductors.”
- the invention described here is generally related to MuGFET or FinFET transistors. The following detailed description is, therefore, not to be taken in a limiting sense.
- the harmonic distortion of signals in amplifier circuits increases with signal amplitude and therefore limits the dynamic range of such circuits.
- a significant portion of distortion is due to the third harmonics. This is due to the fact that the frequencies in range of third harmonics are in the vicinity of the signal frequencies and consequently cannot be suppressed by filtering.
- Such third harmonics are generated by the third order derivative of the transistor transfer characteristics of drain current Id with respect to gate voltage Vg, namely:
- One of the design parameter that can be controlled by varying the layout of a semiconductor device is the width of the silicon fin. Changing the fin width can result in the change in threshold voltage which occurs due to quantum confinement and electrostatic effects. Changing the width of fins can also change the effective mobility and flicker noise of a FinFET device because of different surface roughness of top and side wall surfaces of a fin and due to different crystal orientations in top and sidewall surfaces of the fin. This is because mobility and flicker noise depends on surface roughness and surface orientation.
- semiconductor devices described herein includes embodiments having fins with different crystal surface orientations in different planes of the fin.
- the embodiments described herein use the fin width dependent threshold voltage (Vt), mobility and flicker noise by combining multiple fins with different width in one transistor structure or a transistor structure consisting of a group of individual transistors connected by metal wiring to improve the electrical characteristics.
- This combination of different fin width can be done in two ways, to optimize different transistor characteristics. First, it is possible to use different fin width in a parallel configuration, to generate a transistor with modulated threshold voltages and so a broadened threshold voltage range. This results in a reduced harmonic distortion, as nonlinearities of the transistor transfer curves are smoothed by a piecewise linearization of the transistor characteristic with each fin having a different threshold voltage.
- a transistor structure combining different fin widths in parallel may be used also as a tunable capacitance (for example, a varactor) when drain and source pads are connected together to one electrical tune port.
- a tunable capacitance for example, a varactor
- the broadened threshold voltage due to different fin widths broadens the transition from a low capacitance to a high capacitance, which means the derivative of capacitance versus gate to tune port voltage decreases and so the tuning sensitivity in a voltage controlled oscillator (VCO) gets smaller and more linearized which reduces up conversion of flicker noise into VCO phase noise.
- VCO voltage controlled oscillator
- Device structures described herein that combine different fins in parallel may be used as transistors or varactors (unless stated otherwise). Varactors may be formed from transistors by connecting drain and source of the transistor together.
- Fin width variations in an integrated circuit may be introduced in different ways.
- fin width variation may be introduced intentionally using a controlled process. This may be done, for example, by layout drawing or placement in different locations of the layout of the integrated circuit having different printing resolution or a dedicated processing generating large local fin width mismatch variations leading to different fin widths.
- the widths of two fins may differ by more than 4 nm (nano meter). In an embodiment, the widths two fins may differ by more than 5 nm. In another embodiment, the widths of two fins may differ by more than 6 nm. In an embodiment, the widths of two fins may differ by more than 7 nm. In an embodiment, the widths of two fins may differ by more than 5 nm. In an embodiment, the widths of two fins may differ by more than 9 nm. In an embodiment, the widths of two fins may differ by more than 10 nm.
- the fin width in a step like fashion along the fin length can be changed in a step like fashion along the fin length. Changing the fin width in a series configuration along the channel length in a step like fashion can result in an improved output conductance and an improved voltage gain (gm/gds), if the fin width resulting in a lower threshold voltage (Vt) (which can be different for N-type and P-type devices, for example NMOS and PMOS transistors) is located at the drain side of the device (self-cascoding effect).
- Vt threshold voltage
- placing the narrow fin section at the drain and the wider fin at the source results in a device having a lower source resistance improving the transconductance.
- such a device can have a reduced drain induced barrier lowering effect and reduced short channel effect compared to a wide fin only device that improves the output conductance.
- An increased drain resistance due to the narrower fin on the drain side is acceptable due to its small effect on transconductance.
- FIG. 3A presents the distributed gate resistance in a gate finger.
- This gate finger usually consists of a material stack.
- the stack can consist of two, three or more different materials.
- a conventional two material stack is poly silicon on top of the gate dielectric of the MOS device captured by an above silicide layer.
- the gate material stack consists in some embodiments of a metal on top of the gate dielectric followed by poly silicon which is caped by a silicide layer as shown in FIG. 3B . Between silicon and metal occurs an Schottky contact resistance that together with the conductivities of the materials of the stack establishes a vertical gate resistance RV shown in FIG. 3A .
- a lateral gate resistance RL (also shown in FIG. 3A ) that originates from the resistances of the silicide capping layer in FIG. 3B which is connected by a gate contact. Due to the high frequencies the resistance of the gate finger needs to be represented by a distributed gate resistance network as shown in FIG. 3A
- FIG. 1A illustrates a perspective view of a semiconductor device 100 , according to some embodiments of the invention.
- Semiconductor device 100 includes a MuGFET with multiple narrow fins having different widths connected in parallel between a source region and a drain region, a gate dielectric and multiple gates (top and sides of the fin) to improve the gate control compared to planar devices.
- Semiconductor device 100 includes a substrate 102 that supports source/drain regions 104 , 106 , multiple fins 110 , 111 , 112 , 113 , a gate dielectric layer 114 , and a gate 108 .
- Gate dielectric layer 114 is disposed over multiple fins 110 , 111 , 112 , and 113 .
- fins 110 - 113 have different fin widths.
- the spacing S (see e.g. FIG. 3C through FIG. 3H ) between adjacent fins (such as 110 - 111 , 111 - 112 and 112 - 113 ) are different to find a trade off for the vertical and lateral part of the gate resistance.
- Source/drain regions 104 , 106 includes source/drain contacts 105 , 107 , respectively.
- Gate 108 is disposed over the gate dielectric layer 114 and includes a gate contact 109 .
- FIG. 1B illustrates a perspective view of a semiconductor device 200 having different fin widths and gate dimensions, according to some embodiments of the invention.
- Semiconductor device 200 includes a substrate 102 that supports source/drain regions 104 , 106 , fins 110 - 113 and gate 108 . Additionally, semiconductor device 200 includes a gate dielectric 114 disposed on the top and the sides of fins 110 - 113 . Gate dielectric 114 lies between a gate 108 and the fins 110 - 113 . Having the gate to wrap around three sides of each of the fins provides for improved gate control when compared to planar devices.
- source/drain regions 104 , 106 includes source/drain contacts 105 , 107 , respectively.
- gate 108 includes a gate contact 109 .
- gate 108 includes gate segments 220 , 230 , 240 , 250 and 260 .
- the fins 110 - 113 have different fin widths. In particular there are two possible ways of arrangement. One can combine a small fin width with a short channel length and a large fin width with a long channel length. This option suppresses short channel effects that influence the subthreshold slope. Another combination is to combine a small fin width with a long channel length and a larger fin width with a short channel length.
- This option allows for larger threshold voltage variations from fin to fin.
- the spacing between adjacent fins (such as 110 - 111 , 111 - 112 and 112 - 113 ) is changing.
- the configuration such as that shown in FIG. 1A and FIG. 1B provides for multiple threshold voltage (Vt) values that can result in the smoothening of transistor or varactor nonlinearities. Consequently, such an arrangement can be used for improved distortion behaviour of a transistor or capacitance tuning behaviour of a varactor.
- FIG. 2A illustrates a top view of a semiconductor device having fins 310 , 312 , 314 , 316 , 318 and 320 with different fin widths connected in parallel to drain pads 306 and source pads 308 , according to some embodiments of the invention.
- FIG. 2B illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- a FinFET device having different fin widths WF 1 , WF 2 and WF 3 is combined with different gate lengths Lg 1 , Lg 2 and Lg 3 .
- the larger fin width WF is combined with the larger gate length Lg.
- the largest gate length Lg 1 is placed most near to the gate contact 109 and the smallest gate length Lg 3 is placed most far away from the gate contact 109 .
- Such an arrangement combines higher gm through smaller gate lengths with a higher gate resistance leading to the same gain at RF frequencies for all parts of the device having different fin width and being connected together.
- FIG. 2C illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- a FinFET device having different fin widths WF 1 , WF 2 and WF 3 is combined with different gate lengths Lg 1 , Lg 2 and Lg 3 .
- the larger fin width WF is combined with the larger gate length Lg.
- the largest gate length Lg 3 is placed most far from the gate contact 109 and the smallest gate length Lg 1 is placed most near to the gate contact 109 .
- Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance.
- FIG. 2D illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- a FinFET device having different fin widths WF 1 , WF 2 and WF 3 is combined with different gate lengths Lg 1 , Lg 2 and Lg 3 .
- the larger fin width WF is combined with the smaller gate length Lg.
- This arrangement combines the lower drain/source resistance of larger fin width WF with the higher transconductance gm of shorter gate length Lg and lower parasitic gate to drain/source pad capacitance of shorter gate length Lg.
- the largest gate length Lg 3 is placed most far from the gate contact 109 and the smallest gate length Lg 1 is placed most near to the gate contact 109 .
- Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance.
- FIG. 2E illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention.
- a FinFET device having different fin widths WF 1 , WF 2 and WF 3 is combined with different gate lengths Lg 1 , Lg 2 and Lg 3 .
- the larger fin width WF is combined with the smaller gate length Lg.
- This arrangement combines the lower drain/source resistance of larger fin width WF with the higher transconductance gm of shorter gate length Lg and lower parasitic gate to drain/source pad capacitance of shorter gate length Lg.
- the smallest gate length Lg 3 is placed most far from the gate contact 109 and the largest gate length Lg 1 is placed most near to the gate contact 109 .
- Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance.
- All the devices in FIG. 1A through FIG. 2E can be arranged in a symmetric way with two gate contacts on opposite sides in the same manner as converting the device of FIG. 3E into the device of FIG. 3F .
- FIG. 3A illustrates a perspective view of a gate finger showing lumped resistance elements modeling the gate resistance.
- the resistance of the gate finger needs to be represented by a distributed gate resistance network shown in FIG. 3A consisting of lumped resistances lateral along the gate finger (RL) and vertical (RV) from top to bottom of the gate finger.
- FIG. 3B illustrates a perspective view of a cross section through material stack of the gate finger of FIG. 3A , according to some embodiments of the invention.
- the gate finger usually consists of a material stack.
- the stack can consist of two, three or more different materials.
- a conventional two material stack is poly silicon on top of the gate dielectric of the MOS device captured by an above silicide layer.
- the gate material stack consists in some embodiments of a metal on top of the gate dielectric followed by poly silicon which is caped by a silicide layer as shown in FIG. 3B .
- FIG. 3C illustrates a top view of a semiconductor device, according to some embodiments of the invention.
- the device shown in FIG. 3C includes a portion of device 100 shown in FIG. 1 .
- the device shown in FIG. 3C includes fins F 1 , F 2 , F 3 and F 4 having fin widths WF 1 , WF 2 , WF 3 , and WF 4 , respectively.
- fin spacing S 1 is the distance between fins F 1 and F 2
- fin spacing S 2 is the distance between fins F 2 and F 3
- fin spacing S 3 is the distance between F 3 and F 4 .
- Gate 108 is disposed over a gate dielectric layer provided over the fins.
- the absolute value of the lateral gate resistance for one fin F of the FinFET device is proportional to the distance of the fin from the gate contact.
- the absolute value of the vertical resistance RV for one fin is dependent on the area defined by the gate length Lg and the spacing S of the fin to other fins.
- the electrical characteristics of the transistor structure can be altered.
- the fin widths WF 1 , WF 2 , WF 3 and WF 4 are of equal widths.
- the semiconductor device shown in FIG. 3C includes at least two of the fins having different fin widths.
- FIG. 3D illustrates a top view of a semiconductor device having gate contacts on two ends, according to some embodiments of the invention.
- the device shown in FIG. 3D includes a gate 308 disposed over a gate layer provided over the fins.
- gate 308 has gate contacts 309 on either ends of gate 308 .
- device shown in FIG. 3D includes fins F 1 , F 2 , F 3 , F 4 and F 5 having fin widths WF 21 , WF 22 , WF 3 , WF 12 and WF 11 , respectively.
- FIG. 3E illustrates a top view of a semiconductor device having decreasing fin widths away from the gate contact, according to some embodiments of the invention.
- FIG. 3F illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths decreasing towards the center of the device, according to some embodiments of the invention.
- FIG. 3G illustrates a top view of a semiconductor device having increasing fin widths away from the gate contact, according to some embodiments of the invention.
- FIG. 3H illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths increasing towards the center of the device, according to some embodiments of the invention.
- the devices shown in FIG. 3C , FIG. 3D , FIG. 3E , FIG. 3F , FIG. 3G and FIG. 3H combining different fin spacing with different fin width can additionally combine different fin width WF with different gate length Lg. Possible combinations of fin width WF with gate length Lg can be found in FIG. 2B , FIG. 2C , FIG. 2D and FIG. 2E but are not limited to this combinations.
- Fin space variations in an integrated circuit may be introduced in different ways.
- fin space variation may be introduced intentionally using a controlled process. This may be done, for example, by layout drawing or placement in different locations of the layout of the integrated circuit having different printing resolution or a dedicated processing generating large local fin width mismatch variations leading to different fin spacings.
- the spacing between two fins may differ by more than 4 nm (nano meter). In an embodiment, the spacing between two fins may differ by more than 5 nm. In another embodiment, the spacing between two fins may differ by more than 6 nm. In an embodiment, the spacing between two fins may differ by more than 7 nm. In an embodiment, the spacing between two fins may differ by more than 5 nm. In an embodiment, the spacing between two fins may differ by more than 9 nm. In an embodiment, the spacing between two fins may differ by more than 10 nm.
- FIG. 4 illustrates a top view of a semiconductor device 400 having a stepped fin-width structure, according to some embodiments of the invention.
- device 400 is included as a portion of device 100 shown in FIG. 1A .
- device 400 includes a substrate region 402 - 405 that supports a fin structure 406 .
- fin structure 406 includes a first segment 407 and a second segment 408 .
- the width of the first segment 408 is larger than the width of the second segment 407 .
- one end of first segment 407 is coupled to a source region (not shown in FIG. 4 ) and one end of the second segment 408 is coupled to the drain region (not shown in FIG.
- first and second segments 407 , 408 are coupled to each other.
- one end of first segment 407 is coupled to a drain region and one end of the second segment 408 is coupled to the source region and the remaining ends of first and second segments 407 , 408 are coupled to each other.
- gate 410 is disposed over a dielectric layer overlaying on top of fin structure 406 .
- the two different fin widths can be used to generate two channel regions with different threshold voltages, drain and source resistances and flicker noise because flicker noise of drain current depends on noise contributions along the channel length and possibly additionally also on mobility if fins with different crystal orientation in top and sidewall surface are used.
- the multiple fin width devices described above connecting fin segments with different fin widths in series can be combined with a split gate structure combining different gate length with different fin width.
- Some embodiments combine a short gate length (channel length) on a wider fin connected to the source while having the longer gate length (channel length) running over the narrower fin on the drain side providing lower source resistance and higher gm compared to a narrow fin only device and lower output conductance compared to a wide fin only device.
- Other embodiments combine a long gate length over the wider fin as a first part and a short gate length over the narrower fin as a second part of the split gate structure. Some embodiments connect the first part to the source and second part to the drain. Some embodiments connect the first part to the drain and second part to the source.
- fin width and gate length depends on weather the threshold voltage increases with a wider fin due to body depletion charge or a narrower fin due to short channel effects (affecting e.g. the subthreshold slope) and the increase of threshold voltage with shorter gate length due to halos or the decrease of the threshold voltage with shorter gate length due to short channel effects.
- FIG. 13 illustrates generally an example semiconductor device 1300 .
- Semiconductor device 1300 can include a MuGFET with multiple fins having different widths connected in parallel between a source region and a drain region, a gate dielectric and multiple gates (top and sides of the fin) to improve the gate control compared to planar devices.
- Semiconductor device 1300 can include a substrate 1302 that supports source/drain regions 1304 , 1306 , multiple fins 1310 , 1311 , 1312 , 1313 , a gate dielectric layer 1314 , and a gate 1308 .
- Gate dielectric layer 1314 can be disposed over multiple fins 1310 , 1311 , 13312 , and 113 .
- fins 1310 - 1313 have different fin widths.
- the spacing S (see e.g. FIG. 3C through FIG. 3H ) between adjacent fins (such as 1310 - 1311 , 1311 - 1312 and 1312 - 1313 ) are different to find a trade off for the vertical and lateral part of the gate resistance.
- the fin spacing should be arranged that way such that the fin spacing is increased towards smaller fin width.
- gate 1308 includes gate segments 1320 , 1330 , 1340 , 1350 and 1360 .
- the fins 1310 - 1313 have different fin widths.
- Source/drain regions 1304 , 1306 includes source/drain contacts 1305 , 1307 , respectively.
- Gate 1308 can be disposed over the gate dielectric layer 1314 and can include one or more gate contacts 1309 .
- a first fin 1310 can include a stepped fin-width structure.
- the first fin 1310 can include a first segment 1357 and a second segment 1358 .
- the width of the first segment 1357 is larger than the width of the second segment 1358 .
- first segment 1357 can be coupled to a first source/drain region 1304 and one end of the second segment 1358 can be coupled to a second source drain region 1306 and the remaining ends of first and second segments 1357 , 1358 can be coupled to each other under a gate segment 1360 .
- the split gate structure can be applied also to the multiple fin width devices connecting fins with different fin width in parallel (e.g. FIG. 2A ) combining the good gain gm/gds of the self-cascoding split gate structure with the good linearity of the multi fin width device.
- FIG. 5 illustrates a top view of a semiconductor device 500 having a stepped fin-width structure along with a split gate structure, according to some embodiments of the invention.
- device 500 is included as a portion of device 100 shown in FIG. 1A .
- device 500 includes a substrate region 501 - 505 that supports a fin structure 506 and a split gate 510 .
- fin structure 506 includes a first fin segment 507 , and a second fin segment 508 .
- the width of the first fin segment 508 is larger than the width of the second fin segment 507 .
- split gate 510 includes a first gate segment 512 and a second gate segment 514 .
- first gate segment 512 and the second gate segment 514 are electrically coupled at both ends using coupling gate segments 516 and 518 .
- first gate segment 512 has a gate length “Lg 1 ” and the second gate segment has a gate length “Lg 2 ”.
- the first gate segment 512 and second gate segment 514 are electrically coupled at one end and electrically isolated at the other end.
- first gate segment 512 of split gate 510 is disposed on top of first fin segment 507 of fin 506 .
- second gate segment 514 of split gate 510 is disposed on top of second fin segment 508 of fin 506 .
- the first gate segment 512 has a larger gate length “Lg 1 ” than the second gate segment 514 with a gate length “Lg 2 ”.
- Advantages of gate segmentation provided as shown in FIG. 5 includes avoiding the scenario of disposing of gate 510 in the active region of the transistor where the fin edges of the first segment 507 meet the fin edges of the second segment 508 .
- the regions not covered by a gate and a spacer maybe receive a drain/source implant.
- the split gate structure can be arranged asymmetrically with respect to drain and source. Some embodiments having the first part of the split gate near the source for reduced source resistance. Some embodiments having the first part of the split gate far from the source for reduced gate to source capacitance. Some embodiments having the second part of the split gate far from the drain for reduced gate to drain (miller) capacitance. The corresponding larger drain resistance in this case is acceptable due to its small effect on transcondetance when the device is operated in saturation.
- the device of FIG. 5 can also combine a first N-type or P-type device, for example an NMOS or PMOS transistor having the narrow fin in series with a second NMOS transistor having the wider fin or vice versa. (e.g. providing the first device as a NMOS cascode device or a PMOS current source and the other as a NMOS switching or amplifying device).
- both gates segments 512 and 514 can be connected to the same signal (e.g. used in self cascoding devices).
- both gates of the split gate can be connected to different signals (e.g. used in cascode or mixer circuits).
- FIG. 6A illustrates a top view of a semiconductor device 600 having a stepped fin structure, according to some embodiments of the invention.
- device 600 is included as a portion of device 100 shown in FIG. 1A .
- device 600 includes a substrate region 602 - 605 that supports a fin structure 606 and a gate 612 .
- fin structure 606 includes a first fin segment 607 , a second fin segment 608 and a third fin segment 610 .
- the first fin segment 607 and the third fin segment 610 have approximately the same width.
- the second fin segment 608 has a width that is smaller than at least one of first fin segment 607 and third fin segment 610 .
- the gate 612 is disposed over a portion of fin structure 606 such that all sides of second fin segment 608 is covered with the gate material that forms gate 612 . Additionally, the gate 612 is disposed over the fin structure 606 such that it lays over equal portions of the first fin segment 607 and the third fin segment 610 .
- larger fin width of the fins can be also used to reduce the source and drain series resistance, and it is also possible to combine this resistance reduction with an asymmetric channel having modulated threshold voltage along the channel length. Because flicker noise has different contributions along channel length to the total amount of drain current noise and flicker noise depends on local threshold voltage and effective crystal orientation of top and sidewall surfaces of fin along the channel, modulation of fin width along channel length can tailor noise contributions along channel length resulting in reduced total amount of flicker noise.
- reduced drain/source series resistance can be obtained by using wider fins in the outer regions of fin structure 606 .
- FIG. 6B illustrates a top view of a semiconductor device 600 having a stepped fin structure with a broad fin width in the center of the fin, according to some embodiments of the invention.
- device 600 is included as a portion of device 100 shown in FIG. 1A .
- the fin has three sections, a first section having a width WF 2 , a second section having width WF 3 and a third section with fin width WF 1 .
- a gate structure 612 overlaps completely the second section of the fin and a portion of the first section and the third section of the fin.
- FIG. 6B presents somehow the inverted structure of FIG.
- WF 3 >WF 2 and WF 3 >WF 1 .
- WF 3 >WF 2 WF 1 .
- FIG. 6C illustrates a top view of a semiconductor device having a stepped fin structure having sections with different fin widths and separate gates for each of the different fin sections, according to some embodiments of the invention.
- device 600 is included as a portion of device 100 shown in FIG. 1A .
- the fin has three sections, a first section having a width WF 2 , a second section having width WF 3 and a third section with fin width WF 1 .
- a gate structure having section 614 , 616 and 618 overlap portions of the fin such that 614 overlaps a portion of the first section, 616 overlaps the a portion of the second section and 618 overlaps a portion of the third section.
- WF 3 >WF 2 WF 1 .
- FIG. 6D illustrates a top view of a semiconductor device 600 having a stepped fin structure with a broad fin width in the center of the fin and tapered transitions from the broad central fin to the narrower outer fin parts, according to some embodiments of the invention.
- device 600 is included as a portion of device 100 shown in FIG. 1 .
- the fin has three sections, a first section having a width WF 2 , a second section having width WF 3 and a third section with fin width WF 1 .
- a gate structure 612 overlaps completely the second section of the fin and a portion of the first section and the third section of the fin.
- the transition from the central broad second fin section with fin width WF 3 towards the more narrower first and third outer fin sections with fin widths WF 2 and WF 2 is arranged in an angled or tapered way.
- WF 3 >WF 2 WF 1 .
- FIG. 7 illustrates the semiconductor device shown in FIG. 6A with a gate having a skewed gate arrangement disposed on the fin, according to some embodiments of the invention.
- device 700 is included as a portion of device 100 shown in FIG. 1A .
- device 700 includes a substrate region 702 - 705 that supports a fin structure 706 and a gate 710 .
- fin structure 706 includes a first fin segment 707 and a second fin segment 708 coupled by a third fin segment 709 .
- the first fin segment 707 and the second fin segment 708 have approximately the same width.
- the third fin segment 709 has a width that is smaller than at least one of first fin segment 707 and second fin segment 708 .
- the gate 710 is disposed over a portion of fin structure 706 such that the three sides (top, left, right) of third segment 709 formed above the substrate is covered by the gate 710 . Additionally, the gate 710 is disposed over fin structure 706 in such a way that the gate covers a greater portion of one of the first or second segments over the other segment. In other words the gate 710 lies over the fin structure 706 in a skewed or asymmetrical manner to create an asymmetric channel.
- the transition from one fin width to another fin width may be gradual as opposed to being abrupt. It is also noted that, in one or more embodiments, the fin width may change a plurality of times. Such varying fin widths may be referred to as multiple modulated fin widths.
- FIG. 8A illustrates a semiconductor device 800 showing a fin structure having a tapered section, according to some embodiments of the invention.
- device 800 is included as a portion of device 100 shown in FIG. 1A .
- device 800 includes a substrate region 802 - 805 that supports a fin structure 806 and a gate 810 .
- fin structure 806 includes a first fin segment 807 and a second fin segment 808 coupled by a third fin segment 809 .
- the first fin segment 807 and the second fin segment 808 have approximately the same width.
- the first fin segment 807 has a different width compared to the second fin segment 808 .
- the third fin segment 809 couples the first fin segment 807 and second fin segment 808 and has a structure having a width tapering between the first fin segment 807 and the second fin segment 808 .
- the gate 810 is disposed over a portion of fin structure 806 such that the three sides of third segment 809 formed above the substrate is covered by the gate 810 .
- the gate 810 is disposed over fin structure 806 in such a way that the gate covers a greater portion of one of the first ( 807 ) or second ( 808 ) segments over the other segment. In other words the gate 810 lies over the fin structure 806 in a skewed or asymmetrical manner to create an asymmetric channel.
- the gate 810 is disposed over the fin structure 806 such that it lays over an equal portion of first fin segment 807 and a second fin segment 808 .
- FIG. 8B illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention.
- device 800 is included as a portion of device 100 shown in FIG. 1A .
- the gate structure over the fin is located a distance “d” from a source/drain region attached to the fin.
- FIG. 9 illustrates a semiconductor device 900 showing a fin structure having a curved section, according to some embodiments of the invention.
- device 900 is included as a portion of device 100 shown in FIG. 1A .
- device 900 includes a substrate region 902 - 905 that supports a fin structure 906 and a gate 910 .
- fin structure 906 includes a first fin segment 907 and a second fin segment 908 coupled by a third fin segment 909 .
- the first fin segment 907 and the second fin segment 908 have approximately the same width.
- the first fin segment 907 has a different width compared to second fin segment 908 .
- the third fin segment 909 includes a curved structure that couples the first fin segment 907 and the second fin segment 908 as shown in FIG. 9 .
- the gate 910 is disposed over a portion of fin structure 906 such that the three sides of third segment 909 formed above the substrate is covered by the gate 910 .
- the gate 910 is disposed over fin structure 906 in such a way that the gate covers a greater portion of one of the first and second segments over the other segment. In other words the gate 910 lies over the fin structure 906 in a skewed or asymmetrical manner to create an asymmetric channel.
- the gate 910 is disposed over the fin structure 906 such that it lays over an equal portion of first fin segment 907 and a second fin segment 908 . In some embodiments, the gate 910 covers part of second segment 908 and third segment 909 but not first segment 907 .
- FIG. 10 illustrates a top view of a semiconductor device 1000 showing multiple fins having a stepped fin structure and multiple gates overlying the fins, according to some embodiments of the invention.
- semiconductor device 1000 includes a substrate 1002 having a source/drain region 1006 , 1004 disposed over it. Additionally, fins 1010 , 1013 and 1015 are disposed on substrate 1002 and coupled between source/drain regions 1006 , 1004 .
- gates 1017 and 1018 are disposed over fins 1010 , 1013 and 1016 .
- gate 1017 is disposed at a distance “d 1 ” from source/drain region 1004 .
- gate 1018 is disposed at a distance “d 2 ” from source/drain region 1006 .
- d 1 >d 2 .
- d 1 ⁇ d 2 .
- Fin 1010 includes a first segment 1008 coupled to a second segment 1009 .
- fins 1013 , 1016 includes first segments 1011 , 1014 coupled to a second segment 1012 , 1015 , respectively.
- the first segment 1008 of fin 1010 has a different width and length compared to first segment 1011 of fin 1013 .
- the second segment 1009 of fin 1010 has a different width and length compared to second segment 1012 of fin 1013 .
- the top and sidewall surfaces of the fin structure can have different crystal orientation (such as indicated by the miller indices 100, 110, 010, 001, 101, etc. for crystal surface orientation) that can result in different mobility and different flicker noise when changing the fin width which can result in improved signal to noise ratio.
- different fin widths are included in different parts of an integrated circuit and devices are connected via metallization of the used technology. Devices having different fin widths need not to be placed nearby when connected in series or parallel connection. In some parts of the integrated circuit, devices having wider fin widths maybe desired and in other parts of the integrated circuit, devices with narrower fins may be preferred.
- FIG. 11 illustrates a top view of two semiconductor devices coupled in series with each device having different fin widths, according to some embodiments of the invention.
- the fins F 11 , F 12 , F 13 , F 14 and F 15 can have same fin width or different fin width but at least one fin from the group of fins F 11 , F 12 , F 13 , F 14 and F 15 has a fin width different from the fin widths of the group F 21 , F 22 , F 23 , F 24 and F 25 .
- the same statement is valid for the group of fins F 21 , F 22 , F 23 , F 24 and F 25 with respect to the group of fins F 11 , F 12 , F 13 , F 14 and F 15 .
- more than two devices having different fin widths are connected in series (e.g. current source, mixing stage and cascode stage in a gilbert type mixer circuit).
- FIG. 12A illustrates a top view of two semiconductor devices having different fin widths WF 1 and WF 2 coupled in parallel and showing a shared gate between the two devices, according to some embodiments of the invention.
- more than two devices having different fin widths are connected together in parallel.
- one group A of fins having same fin width and connected in parallel are connected in parallel with another group B of fins having same fin widths but different from the fin width of group A.
- more than two devices with grouped fins in parallel are connected in parallel.
- FIG. 12B illustrates a top view of two semiconductor devices having different fin widths WF 1 and WF 2 coupled in parallel with separate gates controlling the devices, according to some embodiments of the invention.
- more than two devices having different fin widths are connected together in parallel.
- one group A of fins having same fin width and connected in parallel are connected in parallel with another group B of fins having same fin widths but different from the fin width of group A.
- more than two devices with grouped fins in parallel are connected in parallel.
- inventive subject matter may be referred to herein, individually and/or collectively, by the term “invention” merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept if more than one is in fact disclosed.
- inventive concept merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept if more than one is in fact disclosed.
- inventive subject matter is intended to cover any and all adaptations or variations of various embodiments. Combinations of the above embodiments, and other embodiments not specifically described herein, will be apparent to those of skill in the art upon reviewing the above description.
- the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . ”.
Abstract
A semiconductor device includes at least one source region and at least one drain region. A plurality of fins extend between a source region and a drain region, wherein at least one fin has a different width than another fin. At least one gate is provided to control current flow through such fins. Fin spacing may be varied in addition to, or alternative to utilizing different fin widths.
Description
- This patent application is a Continuation of U.S. application Ser. No. 12/484,682, filed on Jun. 15, 2009, which claims the benefit of priority, under 35 U.S.C. Section 119(e), to U.S. Provisional Patent Application Ser. No. 61/073,183, filed on Jun. 17, 2008, which applications are incorporated herein by reference in their entirety.
- Embodiments described herein relate generally to semiconductor circuits which include multi-gate field effect transistor devices.
- Semiconductor devices such as multi-gate field effect transistors are often designed for applications using circuits with down-scaled, extremely small devices. Semiconductor devices used for analog and RF applications may require different device characteristics compared to those used in digital applications. Harmonic distortion of signals in amplifier circuits increases with signal amplitude and limits the dynamic range of these circuits. Flicker noise (also referred to as 1/f noise) may depend on properties of fin surfaces in multi-gate field effect transistors and limits resolution in analog and RF circuits. Gate resistance limits gain and increases noise in RF circuits. While the optimization of the ON/OFF currents for digital circuits is the main target during process development, an improvement of analog transistor characteristics without process changes is desirable for mixed signal and RF circuits.
-
FIG. 1A illustrates a perspective view of a semiconductor device having different fin widths, according to some embodiments of the invention. -
FIG. 1B illustrates a perspective view of a semiconductor device having a different fin widths and gate dimensions, according to some embodiments of the invention. -
FIG. 2A illustrates a top view of a semiconductor device having different fin widths, according to some embodiments of the invention. -
FIG. 2B illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. -
FIG. 2C illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. -
FIG. 2D illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. -
FIG. 2E illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. -
FIG. 3A illustrates a perspective view of a gate finger showing lumped resistance elements representing the distributed nature of the gate resistance when operated at RF frequencies. -
FIG. 3B illustrates a perspective view of a cross section through the gate finger ofFIG. 3A showing a gate material stack. -
FIG. 3C illustrates a top view of a semiconductor device having different fin spacing, according to some embodiments of the invention. -
FIG. 3D illustrates a top view of a semiconductor device having different fin spacing and gate contacts on two ends, according to some embodiments of the invention. -
FIG. 3E illustrates a top view of a semiconductor device having decreasing fin widths away from the gate contact, according to some embodiments of the invention. -
FIG. 3F illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths decreasing towards the center of the device, according to some embodiments of the invention. -
FIG. 3G illustrates a top view of a semiconductor device having increasing fin widths away from the gate contact, according to some embodiments of the invention. -
FIG. 3H illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths increasing towards the center of the device, according to some embodiments of the invention. -
FIG. 4 illustrates a top view of a semiconductor device having a stepped fin-width structure, according to some embodiments of the invention. -
FIG. 5 illustrates a top view of a semiconductor device having a stepped fin-width structure and a split gate structure, according to some embodiments of the invention. -
FIG. 6A illustrates a top view of a semiconductor device having a stepped fin structure with a narrow fin width in the center of the fin, according to some embodiments of the invention. -
FIG. 6B illustrates a top view of a semiconductor device having a stepped fin structure with a broad fin width in the center of the fin, according to some embodiments of the invention. -
FIG. 6C illustrates a top view of a semiconductor device having a stepped fin structure having sections with different fin widths and separate gates for each of the different fin sections connected to the same gate signal or connected to different gate signals, according to some embodiments of the invention. -
FIG. 6D illustrates a top view of a semiconductor device having a stepped fin structure with a broad fin width in the center of the fin and tapered transitions of the fin width from the center to narrower fin width at source and drain ends. -
FIG. 7 illustrates the semiconductor device shown inFIG. 6A with a gate having a skewed gate arrangement disposed on the fin, according to some embodiments of the invention. -
FIG. 8A illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention. -
FIG. 8B illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention. -
FIG. 9 illustrates a top view of a semiconductor device showing a fin structure having a curved section, according to some embodiments of the invention. -
FIG. 10 illustrates a top view of a semiconductor device showing multiple fins having a stepped fin structure and multiple gates overlying the fins, according to some embodiments of the invention. -
FIG. 11 illustrates a top view of two semiconductor devices coupled in series with each device having different fin widths, according to some embodiments of the invention. -
FIG. 12A illustrates a top view of two semiconductor device coupled in parallel showing a shared gate between the two devices, according to some embodiments of the invention. -
FIG. 12B illustrates a top view of two semiconductor device coupled in parallel with separate gates controlling the devices, according to some embodiments of the invention. -
FIG. 13 illustrates generally an example semiconductor device. - The following detailed description refers to the accompanying drawings that show, by way of illustration, specific details and embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the invention. The various embodiments are not necessarily mutually exclusive, as some embodiments can be combined with one or more other embodiments to form new embodiments. In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one. In this document, the term “or” is used to refer to nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated.
- The term “substrate” is understood to include a semiconductor wafer. The term “substrate” is also used to refer to semiconductor structures during processing and may include other layers that have been fabricated thereupon. Both “wafer” and “substrate” includes doped and undoped semiconductors, epitaxial or non epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
- The term “multiple gate field effect transistor” (MuGFET) is used interchangeably with FinFET herein for the general class of semiconductor devices having non-planar field effect transistors formed on fins of semiconductor material having two, three, five or more planes for conducting channels.
- The term “conductor” is understood to generally include n-type and p-type semiconductors and the term “insulator” or “dielectric” is defined to include any material that is less electrically conductive than the materials referred to as “conductors.” The invention described here is generally related to MuGFET or FinFET transistors. The following detailed description is, therefore, not to be taken in a limiting sense.
- The harmonic distortion of signals in amplifier circuits increases with signal amplitude and therefore limits the dynamic range of such circuits. A significant portion of distortion is due to the third harmonics. This is due to the fact that the frequencies in range of third harmonics are in the vicinity of the signal frequencies and consequently cannot be suppressed by filtering. Such third harmonics are generated by the third order derivative of the transistor transfer characteristics of drain current Id with respect to gate voltage Vg, namely:
-
g3=∂3 Id/∂Vg 3 - One of the design parameter that can be controlled by varying the layout of a semiconductor device is the width of the silicon fin. Changing the fin width can result in the change in threshold voltage which occurs due to quantum confinement and electrostatic effects. Changing the width of fins can also change the effective mobility and flicker noise of a FinFET device because of different surface roughness of top and side wall surfaces of a fin and due to different crystal orientations in top and sidewall surfaces of the fin. This is because mobility and flicker noise depends on surface roughness and surface orientation. In some embodiments, semiconductor devices described herein includes embodiments having fins with different crystal surface orientations in different planes of the fin. The embodiments described herein use the fin width dependent threshold voltage (Vt), mobility and flicker noise by combining multiple fins with different width in one transistor structure or a transistor structure consisting of a group of individual transistors connected by metal wiring to improve the electrical characteristics. This combination of different fin width can be done in two ways, to optimize different transistor characteristics. First, it is possible to use different fin width in a parallel configuration, to generate a transistor with modulated threshold voltages and so a broadened threshold voltage range. This results in a reduced harmonic distortion, as nonlinearities of the transistor transfer curves are smoothed by a piecewise linearization of the transistor characteristic with each fin having a different threshold voltage. Second, it is possible to use different fin width in a series configuration along the length of the fin (means channel length of the transistor) to improve electrical characteristics, like drain/source series resistance, transconductance (gm), output conductance (gds), voltage gain (=gm/gds), drain capacitance or flicker noise.
- A transistor structure combining different fin widths in parallel may be used also as a tunable capacitance (for example, a varactor) when drain and source pads are connected together to one electrical tune port. In this case the broadened threshold voltage due to different fin widths broadens the transition from a low capacitance to a high capacitance, which means the derivative of capacitance versus gate to tune port voltage decreases and so the tuning sensitivity in a voltage controlled oscillator (VCO) gets smaller and more linearized which reduces up conversion of flicker noise into VCO phase noise. Device structures described herein that combine different fins in parallel may be used as transistors or varactors (unless stated otherwise). Varactors may be formed from transistors by connecting drain and source of the transistor together.
- Fin width variations in an integrated circuit may be introduced in different ways. For example, fin width variation may be introduced intentionally using a controlled process. This may be done, for example, by layout drawing or placement in different locations of the layout of the integrated circuit having different printing resolution or a dedicated processing generating large local fin width mismatch variations leading to different fin widths. In an embodiment, the widths of two fins may differ by more than 4 nm (nano meter). In an embodiment, the widths two fins may differ by more than 5 nm. In another embodiment, the widths of two fins may differ by more than 6 nm. In an embodiment, the widths of two fins may differ by more than 7 nm. In an embodiment, the widths of two fins may differ by more than 5 nm. In an embodiment, the widths of two fins may differ by more than 9 nm. In an embodiment, the widths of two fins may differ by more than 10 nm.
- Additionally, in some embodiments, it is also possible to change the fin width in a step like fashion along the fin length. Changing the fin width in a series configuration along the channel length in a step like fashion can result in an improved output conductance and an improved voltage gain (gm/gds), if the fin width resulting in a lower threshold voltage (Vt) (which can be different for N-type and P-type devices, for example NMOS and PMOS transistors) is located at the drain side of the device (self-cascoding effect). In some embodiments, placing the narrow fin section at the drain and the wider fin at the source, results in a device having a lower source resistance improving the transconductance. Additionally, such a device can have a reduced drain induced barrier lowering effect and reduced short channel effect compared to a wide fin only device that improves the output conductance. An increased drain resistance due to the narrower fin on the drain side is acceptable due to its small effect on transconductance.
- In high frequency circuits the gate resistance plays an important role besides the already mentioned analog performance figures of merit.
FIG. 3A presents the distributed gate resistance in a gate finger. This gate finger usually consists of a material stack. The stack can consist of two, three or more different materials. A conventional two material stack is poly silicon on top of the gate dielectric of the MOS device captured by an above silicide layer. In high-k metal gate devices the gate material stack consists in some embodiments of a metal on top of the gate dielectric followed by poly silicon which is caped by a silicide layer as shown inFIG. 3B . Between silicon and metal occurs an Schottky contact resistance that together with the conductivities of the materials of the stack establishes a vertical gate resistance RV shown inFIG. 3A . Compared to this vertical gate resistance there exists also a lateral gate resistance RL (also shown inFIG. 3A ) that originates from the resistances of the silicide capping layer inFIG. 3B which is connected by a gate contact. Due to the high frequencies the resistance of the gate finger needs to be represented by a distributed gate resistance network as shown inFIG. 3A -
FIG. 1A illustrates a perspective view of asemiconductor device 100, according to some embodiments of the invention.Semiconductor device 100 includes a MuGFET with multiple narrow fins having different widths connected in parallel between a source region and a drain region, a gate dielectric and multiple gates (top and sides of the fin) to improve the gate control compared to planar devices.Semiconductor device 100 includes asubstrate 102 that supports source/drain regions multiple fins gate dielectric layer 114, and agate 108.Gate dielectric layer 114 is disposed overmultiple fins FIG. 3C throughFIG. 3H ) between adjacent fins (such as 110-111, 111-112 and 112-113) are different to find a trade off for the vertical and lateral part of the gate resistance. Especially to compensate the lower gm due to an increased source resistance in fins having smaller fin width with a reduced gate resistance for constant overall gain the fin spacing should be arranged that way that the fin spacing is increased towards smaller fin width. Source/drain regions drain contacts Gate 108 is disposed over thegate dielectric layer 114 and includes agate contact 109. -
FIG. 1B illustrates a perspective view of asemiconductor device 200 having different fin widths and gate dimensions, according to some embodiments of the invention.Semiconductor device 200 includes asubstrate 102 that supports source/drain regions gate 108. Additionally,semiconductor device 200 includes agate dielectric 114 disposed on the top and the sides of fins 110-113.Gate dielectric 114 lies between agate 108 and the fins 110-113. Having the gate to wrap around three sides of each of the fins provides for improved gate control when compared to planar devices. In some embodiments, source/drain regions drain contacts gate 108 includes agate contact 109. In some embodiments,gate 108 includesgate segments gate segments FIG. 1A andFIG. 1B provides for multiple threshold voltage (Vt) values that can result in the smoothening of transistor or varactor nonlinearities. Consequently, such an arrangement can be used for improved distortion behaviour of a transistor or capacitance tuning behaviour of a varactor. -
FIG. 2A illustrates a top view of a semiconductordevice having fins pads 306 andsource pads 308, according to some embodiments of the invention. -
FIG. 2B illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. InFIG. 2B a FinFET device having different fin widths WF1, WF2 and WF3 is combined with different gate lengths Lg1, Lg2 and Lg3. The larger fin width WF is combined with the larger gate length Lg. This supports a tradeoff in the short channel effect with small gate length and larger fin width. The largest gate length Lg1 is placed most near to thegate contact 109 and the smallest gate length Lg3 is placed most far away from thegate contact 109. Such an arrangement combines higher gm through smaller gate lengths with a higher gate resistance leading to the same gain at RF frequencies for all parts of the device having different fin width and being connected together. -
FIG. 2C illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. InFIG. 2C a FinFET device having different fin widths WF1, WF2 and WF3 is combined with different gate lengths Lg1, Lg2 and Lg3. The larger fin width WF is combined with the larger gate length Lg. This supports a tradeoff in the short channel effect with small gate length and larger fin width. The largest gate length Lg3 is placed most far from thegate contact 109 and the smallest gate length Lg1 is placed most near to thegate contact 109. Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance. -
FIG. 2D illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. InFIG. 2D a FinFET device having different fin widths WF1, WF2 and WF3 is combined with different gate lengths Lg1, Lg2 and Lg3. The larger fin width WF is combined with the smaller gate length Lg. This arrangement combines the lower drain/source resistance of larger fin width WF with the higher transconductance gm of shorter gate length Lg and lower parasitic gate to drain/source pad capacitance of shorter gate length Lg. The largest gate length Lg3 is placed most far from thegate contact 109 and the smallest gate length Lg1 is placed most near to thegate contact 109. Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance. -
FIG. 2E illustrates a top view of a semiconductor device having different fin widths and gate dimensions, according to some embodiments of the invention. InFIG. 2E a FinFET device having different fin widths WF1, WF2 and WF3 is combined with different gate lengths Lg1, Lg2 and Lg3. The larger fin width WF is combined with the smaller gate length Lg. This arrangement combines the lower drain/source resistance of larger fin width WF with the higher transconductance gm of shorter gate length Lg and lower parasitic gate to drain/source pad capacitance of shorter gate length Lg. The smallest gate length Lg3 is placed most far from thegate contact 109 and the largest gate length Lg1 is placed most near to thegate contact 109. Such an arrangement could lead to the same gain at RF frequencies for all parts of the device having different fin width WF depending on the values for the lateral (RL) and vertical (RV) part of the gate resistance. - All the devices in
FIG. 1A throughFIG. 2E can be arranged in a symmetric way with two gate contacts on opposite sides in the same manner as converting the device ofFIG. 3E into the device ofFIG. 3F . -
FIG. 3A illustrates a perspective view of a gate finger showing lumped resistance elements modeling the gate resistance. When operating the gate finger at high frequencies the resistance of the gate finger needs to be represented by a distributed gate resistance network shown inFIG. 3A consisting of lumped resistances lateral along the gate finger (RL) and vertical (RV) from top to bottom of the gate finger. -
FIG. 3B illustrates a perspective view of a cross section through material stack of the gate finger ofFIG. 3A , according to some embodiments of the invention. The gate finger usually consists of a material stack. The stack can consist of two, three or more different materials. A conventional two material stack is poly silicon on top of the gate dielectric of the MOS device captured by an above silicide layer. In high-k metal gate devices the gate material stack consists in some embodiments of a metal on top of the gate dielectric followed by poly silicon which is caped by a silicide layer as shown inFIG. 3B . Between silicon and metal occurs an Schottky contact resistance that together with the conductivities of the materials of the stack establishes a specific vertical gate resistance rv (with the unit of a resistance per area) leading to the vertical resistance RV shown inFIG. 3A . Compared to this specific vertical gate resistance RV there exists also a specific lateral gate resistance rl (with the unit of a resistance per length) leading to the lateral resistance RL shown inFIG. 3A that originates from the resistances of the silicide caping layer inFIG. 3B which is connected by a gate contact. -
FIG. 3C illustrates a top view of a semiconductor device, according to some embodiments of the invention. In some embodiments, the device shown inFIG. 3C includes a portion ofdevice 100 shown inFIG. 1 . In some embodiments, the device shown inFIG. 3C includes fins F1, F2, F3 and F4 having fin widths WF1, WF2, WF3, and WF4, respectively. Additionally, fin spacing S1 is the distance between fins F1 and F2; fin spacing S2 is the distance between fins F2 and F3; fin spacing S3 is the distance between F3 and F4.Gate 108 is disposed over a gate dielectric layer provided over the fins. The absolute value of the lateral gate resistance for one fin F of the FinFET device is proportional to the distance of the fin from the gate contact. The absolute value of the vertical resistance RV for one fin is dependent on the area defined by the gate length Lg and the spacing S of the fin to other fins. As mentioned above by varying the fin widths of fins F1, F2, F3 and F4 the electrical characteristics of the transistor structure can be altered. In some embodiments, the fin widths WF1, WF2, WF3 and WF4 are of equal widths. In some embodiments, the semiconductor device shown inFIG. 3C includes at least two of the fins having different fin widths. In some embodiments, the fin spacing in the device is such that the fin spacing increases with distance from the gate contact (=S 1<S2<S3) depending on the values of the specific lateral (rv) and vertical (rl) resistance. In some embodiments, the fin spacing in the device is decreases with the distance from the gate contact (=S1>S2>S3) depending on the values of the specific lateral rl and vertical rv resistance. -
FIG. 3D illustrates a top view of a semiconductor device having gate contacts on two ends, according to some embodiments of the invention. In some embodiments, the device shown inFIG. 3D includes agate 308 disposed over a gate layer provided over the fins. In some embodiments,gate 308 hasgate contacts 309 on either ends ofgate 308. In some embodiments, device shown inFIG. 3D includes fins F1, F2, F3, F4 and F5 having fin widths WF21, WF22, WF3, WF12 and WF11, respectively. In some embodiments, fin widths WF11=WF12=WF21=WF22=WF3. In some embodiments, fin spacing S11 and S21 are equal and less than fin spacing S12 and S22, where S12=S22 depending on the values of the specific lateral (rv) and vertical (rl) resistance. In some embodiments, fin spacing S11 and S21 are equal and larger than fin spacing S12 and S22, where S12=S22 depending on the values of the specific lateral (rv) and vertical (rl) resistance. -
FIG. 3E illustrates a top view of a semiconductor device having decreasing fin widths away from the gate contact, according to some embodiments of the invention. In some embodiments of the semiconductor device shown inFIG. 3E , the fin width decreases (=WF1>WF2>WF3>WF4) and the fin spacing increases with distance from that gate contact (=S1<S2<S3) depending on the values of the specific lateral (rv) and vertical (rl) resistance. In some embodiments of the semiconductor device shown inFIG. 3E , the fin width decreases (=WF1>WF2>WF3>WF4) and the fin spacing decreases (=S1>S2>S3) with distance from the gate contact depending on the values of the specific lateral (rv) and vertical (rl) resistance. -
FIG. 3F illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths decreasing towards the center of the device, according to some embodiments of the invention. In some embodiments of the semiconductor device shown inFIG. 3F , fin width WF11=WF21>WF12=WF22>WF3 and fin spacing S11=S21 and less than S22=S12. In some embodiments of the semiconductor device shown inFIG. 3F , fin width WF11=WF21>WF12=WF22>WF3 and fin spacing S11=S21 and may be larger than S22=S12. -
FIG. 3G illustrates a top view of a semiconductor device having increasing fin widths away from the gate contact, according to some embodiments of the invention. In some embodiments of the semiconductor device shown inFIG. 3G , the fin widths increases (=WF1<WF2<WF3<WF4) and the fin spacing increases (=S1<S2<S3) with increasing distance from the gate contact depending on the values of the specific lateral (rv) and vertical (rl) resistance. In some embodiments of the semiconductor device shown inFIG. 3G , the fin widths increases (=WF1<WF2<WF3<WF4) and the fin spacing decreases (=S1>S2>S3) with increasing distance from the gate contact depending on the values of the specific lateral (rv) and vertical (rl) resistance. -
FIG. 3H illustrates a top view of a semiconductor device having gate contacts at opposite ends of the device and fin widths increasing towards the center of the device, according to some embodiments of the invention. In some embodiments of the semiconductor device shown inFIG. 3H , fin width WF11=WF21<WF12=WF22<WF3 and fin spacing S11=S21<S12=S22 depending on the values of the specific lateral (rv) and vertical (rl) resistance. In some embodiments of the semiconductor device shown inFIG. 3H , fin width WF11=WF21<WF12=WF22<WF3 and fin spacing S11=S21>S12=S22 depending on the values of the specific lateral (rv) and vertical (rl) resistance. - In some embodiments the devices shown in
FIG. 3C ,FIG. 3D ,FIG. 3E ,FIG. 3F ,FIG. 3G andFIG. 3H combining different fin spacing with different fin width can additionally combine different fin width WF with different gate length Lg. Possible combinations of fin width WF with gate length Lg can be found inFIG. 2B ,FIG. 2C ,FIG. 2D andFIG. 2E but are not limited to this combinations. - Fin space variations in an integrated circuit may be introduced in different ways. For example, fin space variation may be introduced intentionally using a controlled process. This may be done, for example, by layout drawing or placement in different locations of the layout of the integrated circuit having different printing resolution or a dedicated processing generating large local fin width mismatch variations leading to different fin spacings. In an embodiment, the spacing between two fins may differ by more than 4 nm (nano meter). In an embodiment, the spacing between two fins may differ by more than 5 nm. In another embodiment, the spacing between two fins may differ by more than 6 nm. In an embodiment, the spacing between two fins may differ by more than 7 nm. In an embodiment, the spacing between two fins may differ by more than 5 nm. In an embodiment, the spacing between two fins may differ by more than 9 nm. In an embodiment, the spacing between two fins may differ by more than 10 nm.
-
FIG. 4 illustrates a top view of asemiconductor device 400 having a stepped fin-width structure, according to some embodiments of the invention. In some embodiments,device 400 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 400 includes a substrate region 402-405 that supports afin structure 406. In some embodiments,fin structure 406 includes afirst segment 407 and asecond segment 408. In some embodiments, the width of thefirst segment 408 is larger than the width of thesecond segment 407. In some embodiments, one end offirst segment 407 is coupled to a source region (not shown inFIG. 4 ) and one end of thesecond segment 408 is coupled to the drain region (not shown inFIG. 4 ) and the remaining ends of first andsecond segments first segment 407 is coupled to a drain region and one end of thesecond segment 408 is coupled to the source region and the remaining ends of first andsecond segments embodiments gate 410 is disposed over a dielectric layer overlaying on top offin structure 406. As shown inFIG. 4 , the two different fin widths (forfin segments 407 and 408) can be used to generate two channel regions with different threshold voltages, drain and source resistances and flicker noise because flicker noise of drain current depends on noise contributions along the channel length and possibly additionally also on mobility if fins with different crystal orientation in top and sidewall surface are used. These features can be used to provide improved output conductance, transconductance and improved signal to noise ratio. - The multiple fin width devices described above connecting fin segments with different fin widths in series can be combined with a split gate structure combining different gate length with different fin width. Some embodiments combine a short gate length (channel length) on a wider fin connected to the source while having the longer gate length (channel length) running over the narrower fin on the drain side providing lower source resistance and higher gm compared to a narrow fin only device and lower output conductance compared to a wide fin only device. Other embodiments combine a long gate length over the wider fin as a first part and a short gate length over the narrower fin as a second part of the split gate structure. Some embodiments connect the first part to the source and second part to the drain. Some embodiments connect the first part to the drain and second part to the source. The use of a special combination of fin width and gate length (=channel length) depends on weather the threshold voltage increases with a wider fin due to body depletion charge or a narrower fin due to short channel effects (affecting e.g. the subthreshold slope) and the increase of threshold voltage with shorter gate length due to halos or the decrease of the threshold voltage with shorter gate length due to short channel effects.
-
FIG. 13 illustrates generally anexample semiconductor device 1300.Semiconductor device 1300 can include a MuGFET with multiple fins having different widths connected in parallel between a source region and a drain region, a gate dielectric and multiple gates (top and sides of the fin) to improve the gate control compared to planar devices.Semiconductor device 1300 can include asubstrate 1302 that supports source/drain regions multiple fins gate 1308. Gate dielectric layer 1314 can be disposed overmultiple fins FIG. 3C throughFIG. 3H ) between adjacent fins (such as 1310-1311, 1311-1312 and 1312-1313) are different to find a trade off for the vertical and lateral part of the gate resistance. To compensate the lower gm due to an increased source resistance in fins having smaller fin width with a reduced gate resistance for constant overall gain, the fin spacing should be arranged that way such that the fin spacing is increased towards smaller fin width. In some embodiments,gate 1308 includesgate segments gate segments drain regions drain contacts Gate 1308 can be disposed over the gate dielectric layer 1314 and can include one ormore gate contacts 1309. In various embodiments, afirst fin 1310 can include a stepped fin-width structure. In some embodiments, thefirst fin 1310 can include afirst segment 1357 and asecond segment 1358. In some embodiments, the width of thefirst segment 1357 is larger than the width of thesecond segment 1358. In some embodiments, one end offirst segment 1357 can be coupled to a first source/drain region 1304 and one end of thesecond segment 1358 can be coupled to a secondsource drain region 1306 and the remaining ends of first andsecond segments gate segment 1360. - The split gate structure can be applied also to the multiple fin width devices connecting fins with different fin width in parallel (e.g.
FIG. 2A ) combining the good gain gm/gds of the self-cascoding split gate structure with the good linearity of the multi fin width device. -
FIG. 5 illustrates a top view of asemiconductor device 500 having a stepped fin-width structure along with a split gate structure, according to some embodiments of the invention. In some embodiments,device 500 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 500 includes a substrate region 501-505 that supports afin structure 506 and asplit gate 510. In some embodiments,fin structure 506 includes afirst fin segment 507, and asecond fin segment 508. In some embodiments, the width of thefirst fin segment 508 is larger than the width of thesecond fin segment 507. In some embodiments, splitgate 510 includes afirst gate segment 512 and asecond gate segment 514. In some embodiments, thefirst gate segment 512 and thesecond gate segment 514 are electrically coupled at both ends usingcoupling gate segments first gate segment 512 has a gate length “Lg1” and the second gate segment has a gate length “Lg2”. In some embodiments, thefirst gate segment 512 andsecond gate segment 514 are electrically coupled at one end and electrically isolated at the other end. In some embodiments,first gate segment 512 ofsplit gate 510 is disposed on top offirst fin segment 507 offin 506. In some embodiments,second gate segment 514 ofsplit gate 510 is disposed on top ofsecond fin segment 508 offin 506. In some embodiments, thefirst gate segment 512 has a larger gate length “Lg1” than thesecond gate segment 514 with a gate length “Lg2”. Advantages of gate segmentation provided as shown inFIG. 5 includes avoiding the scenario of disposing ofgate 510 in the active region of the transistor where the fin edges of thefirst segment 507 meet the fin edges of thesecond segment 508. The regions not covered by a gate and a spacer maybe receive a drain/source implant. - The split gate structure can be arranged asymmetrically with respect to drain and source. Some embodiments having the first part of the split gate near the source for reduced source resistance. Some embodiments having the first part of the split gate far from the source for reduced gate to source capacitance. Some embodiments having the second part of the split gate far from the drain for reduced gate to drain (miller) capacitance. The corresponding larger drain resistance in this case is acceptable due to its small effect on transcondetance when the device is operated in saturation.
- The device of
FIG. 5 can also combine a first N-type or P-type device, for example an NMOS or PMOS transistor having the narrow fin in series with a second NMOS transistor having the wider fin or vice versa. (e.g. providing the first device as a NMOS cascode device or a PMOS current source and the other as a NMOS switching or amplifying device). In some embodiments ofFIG. 5 , bothgates segments FIG. 5 , both gates of the split gate can be connected to different signals (e.g. used in cascode or mixer circuits). -
FIG. 6A illustrates a top view of asemiconductor device 600 having a stepped fin structure, according to some embodiments of the invention. In some embodiments,device 600 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 600 includes a substrate region 602-605 that supports afin structure 606 and agate 612. In some embodiments,fin structure 606 includes afirst fin segment 607, asecond fin segment 608 and athird fin segment 610. In some embodiments, thefirst fin segment 607 and thethird fin segment 610 have approximately the same width. In some embodiments, thesecond fin segment 608 has a width that is smaller than at least one offirst fin segment 607 andthird fin segment 610. In some embodiments, thegate 612 is disposed over a portion offin structure 606 such that all sides ofsecond fin segment 608 is covered with the gate material that formsgate 612. Additionally, thegate 612 is disposed over thefin structure 606 such that it lays over equal portions of thefirst fin segment 607 and thethird fin segment 610. - In some embodiments, larger fin width of the fins can be also used to reduce the source and drain series resistance, and it is also possible to combine this resistance reduction with an asymmetric channel having modulated threshold voltage along the channel length. Because flicker noise has different contributions along channel length to the total amount of drain current noise and flicker noise depends on local threshold voltage and effective crystal orientation of top and sidewall surfaces of fin along the channel, modulation of fin width along channel length can tailor noise contributions along channel length resulting in reduced total amount of flicker noise. In some embodiments, reduced drain/source series resistance can be obtained by using wider fins in the outer regions of
fin structure 606. -
FIG. 6B illustrates a top view of asemiconductor device 600 having a stepped fin structure with a broad fin width in the center of the fin, according to some embodiments of the invention. In some embodiments,device 600 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments of the semiconductor device shown inFIG. 6B , the fin has three sections, a first section having a width WF2, a second section having width WF3 and a third section with fin width WF1. In some embodiments, agate structure 612 overlaps completely the second section of the fin and a portion of the first section and the third section of the fin.FIG. 6B presents somehow the inverted structure ofFIG. 6A having narrow fins segments at drain (WF2) and source (WF1) and a fin section with larger fin width WF3 compared to fin segments connected to drain and source in the center of the multiple fin width device connecting different fin width in a series connection. In some embodiments, WF3>WF2 and WF3>WF1. In some embodiments, WF3>WF2 and WF3>WF1 and WF1>WF2. In some embodiments, WF3>WF2=WF1. -
FIG. 6C illustrates a top view of a semiconductor device having a stepped fin structure having sections with different fin widths and separate gates for each of the different fin sections, according to some embodiments of the invention. In some embodiments,device 600 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments of the semiconductor device shown inFIG. 6C , the fin has three sections, a first section having a width WF2, a second section having width WF3 and a third section with fin width WF1. In some embodiments, a gatestructure having section -
FIG. 6D illustrates a top view of asemiconductor device 600 having a stepped fin structure with a broad fin width in the center of the fin and tapered transitions from the broad central fin to the narrower outer fin parts, according to some embodiments of the invention. In some embodiments,device 600 is included as a portion ofdevice 100 shown inFIG. 1 . In some embodiments of the semiconductor device shown inFIG. 6D , the fin has three sections, a first section having a width WF2, a second section having width WF3 and a third section with fin width WF1. In some embodiments, agate structure 612 overlaps completely the second section of the fin and a portion of the first section and the third section of the fin. The transition from the central broad second fin section with fin width WF3 towards the more narrower first and third outer fin sections with fin widths WF2 and WF2 is arranged in an angled or tapered way. In some embodiments, WF3>WF2 and WF3>WF1. In some embodiments, WF3>WF2 and WF3>WF1 and WF1>WF2. In some embodiments, WF3>WF2=WF1. -
FIG. 7 illustrates the semiconductor device shown inFIG. 6A with a gate having a skewed gate arrangement disposed on the fin, according to some embodiments of the invention. In some embodiments,device 700 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 700 includes a substrate region 702-705 that supports afin structure 706 and agate 710. In some embodiments,fin structure 706 includes afirst fin segment 707 and asecond fin segment 708 coupled by athird fin segment 709. In some embodiments, thefirst fin segment 707 and thesecond fin segment 708 have approximately the same width. In some embodiments, thethird fin segment 709 has a width that is smaller than at least one offirst fin segment 707 andsecond fin segment 708. In some embodiments, thegate 710 is disposed over a portion offin structure 706 such that the three sides (top, left, right) ofthird segment 709 formed above the substrate is covered by thegate 710. Additionally, thegate 710 is disposed overfin structure 706 in such a way that the gate covers a greater portion of one of the first or second segments over the other segment. In other words thegate 710 lies over thefin structure 706 in a skewed or asymmetrical manner to create an asymmetric channel. - Referring to
FIG. 4 throughFIG. 7 (as well asFIG. 10 ), it is noted that the transition from one fin width to another fin width may be gradual as opposed to being abrupt. It is also noted that, in one or more embodiments, the fin width may change a plurality of times. Such varying fin widths may be referred to as multiple modulated fin widths. -
FIG. 8A illustrates asemiconductor device 800 showing a fin structure having a tapered section, according to some embodiments of the invention. In some embodiments,device 800 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 800 includes a substrate region 802-805 that supports afin structure 806 and agate 810. In some embodiments,fin structure 806 includes afirst fin segment 807 and asecond fin segment 808 coupled by athird fin segment 809. In some embodiments, thefirst fin segment 807 and thesecond fin segment 808 have approximately the same width. In some embodiments, thefirst fin segment 807 has a different width compared to thesecond fin segment 808. In some embodiments, thethird fin segment 809 couples thefirst fin segment 807 andsecond fin segment 808 and has a structure having a width tapering between thefirst fin segment 807 and thesecond fin segment 808. In some embodiments, thegate 810 is disposed over a portion offin structure 806 such that the three sides ofthird segment 809 formed above the substrate is covered by thegate 810. In some embodiments, thegate 810 is disposed overfin structure 806 in such a way that the gate covers a greater portion of one of the first (807) or second (808) segments over the other segment. In other words thegate 810 lies over thefin structure 806 in a skewed or asymmetrical manner to create an asymmetric channel. In some embodiments, thegate 810 is disposed over thefin structure 806 such that it lays over an equal portion offirst fin segment 807 and asecond fin segment 808. In some embodiments, providing for a graded channel width (=fin width) as shown inFIG. 8A allows for better electrical performance. -
FIG. 8B illustrates a top view of a semiconductor device showing a fin structure having a tapered section, according to some embodiments of the invention. In some embodiments,device 800 is included as a portion ofdevice 100 shown inFIG. 1A . As shown inFIG. 8B the gate structure over the fin is located a distance “d” from a source/drain region attached to the fin. -
FIG. 9 illustrates asemiconductor device 900 showing a fin structure having a curved section, according to some embodiments of the invention. In some embodiments,device 900 is included as a portion ofdevice 100 shown inFIG. 1A . In some embodiments,device 900 includes a substrate region 902-905 that supports afin structure 906 and agate 910. In some embodiments,fin structure 906 includes afirst fin segment 907 and asecond fin segment 908 coupled by athird fin segment 909. In some embodiments, thefirst fin segment 907 and thesecond fin segment 908 have approximately the same width. In some embodiments, thefirst fin segment 907 has a different width compared tosecond fin segment 908. In some embodiments, thethird fin segment 909 includes a curved structure that couples thefirst fin segment 907 and thesecond fin segment 908 as shown inFIG. 9 . In some embodiments, thegate 910 is disposed over a portion offin structure 906 such that the three sides ofthird segment 909 formed above the substrate is covered by thegate 910. In some embodiments, thegate 910 is disposed overfin structure 906 in such a way that the gate covers a greater portion of one of the first and second segments over the other segment. In other words thegate 910 lies over thefin structure 906 in a skewed or asymmetrical manner to create an asymmetric channel. In some embodiments, thegate 910 is disposed over thefin structure 906 such that it lays over an equal portion offirst fin segment 907 and asecond fin segment 908. In some embodiments, thegate 910 covers part ofsecond segment 908 andthird segment 909 but notfirst segment 907. -
FIG. 10 illustrates a top view of asemiconductor device 1000 showing multiple fins having a stepped fin structure and multiple gates overlying the fins, according to some embodiments of the invention. In some embodiments,semiconductor device 1000 includes asubstrate 1002 having a source/drain region fins substrate 1002 and coupled between source/drain regions gates fins gate 1018. In some embodiments,gate 1017 is disposed at a distance “d1” from source/drain region 1004. In some embodiments,gate 1018 is disposed at a distance “d2” from source/drain region 1006. In some embodiments, d1>d2. In some embodiments, d1<d2. By such an asymmetric device through an unequal distance (d1 not equal to d2) of gate to source pad and gate to drain pad, source resistance or capacitance can be lowered and additionally drain (miller-) capacitance can be lowered. In some embodiments, distance ofgate 1017 to drainpad 1004 is larger thangate 1018 tosource pad 1006. By that the drain gate miller capacity is reduced and the source resistance is kept low. The regions not covered by a gate and a spacer maybe receive a drain/source implant.Fin 1010 includes afirst segment 1008 coupled to asecond segment 1009. Similarly,fins first segments second segment first segment 1008 offin 1010 has a different width and length compared tofirst segment 1011 offin 1013. In some embodiments, thesecond segment 1009 offin 1010 has a different width and length compared tosecond segment 1012 offin 1013. - In some embodiments, for the various embodiments described above, the top and sidewall surfaces of the fin structure can have different crystal orientation (such as indicated by the
miller indices - In some embodiments different fin widths are included in different parts of an integrated circuit and devices are connected via metallization of the used technology. Devices having different fin widths need not to be placed nearby when connected in series or parallel connection. In some parts of the integrated circuit, devices having wider fin widths maybe desired and in other parts of the integrated circuit, devices with narrower fins may be preferred.
-
FIG. 11 illustrates a top view of two semiconductor devices coupled in series with each device having different fin widths, according to some embodiments of the invention. The fins F11, F12, F13, F14 and F15 can have same fin width or different fin width but at least one fin from the group of fins F11, F12, F13, F14 and F15 has a fin width different from the fin widths of the group F21, F22, F23, F24 and F25. The same statement is valid for the group of fins F21, F22, F23, F24 and F25 with respect to the group of fins F11, F12, F13, F14 and F15. - In some embodiments more than two devices having different fin widths are connected in series (e.g. current source, mixing stage and cascode stage in a gilbert type mixer circuit).
-
FIG. 12A illustrates a top view of two semiconductor devices having different fin widths WF1 and WF2 coupled in parallel and showing a shared gate between the two devices, according to some embodiments of the invention. In some embodiments more than two devices having different fin widths are connected together in parallel. In some embodiments, one group A of fins having same fin width and connected in parallel are connected in parallel with another group B of fins having same fin widths but different from the fin width of group A. In some embodiments more than two devices with grouped fins in parallel are connected in parallel. -
FIG. 12B illustrates a top view of two semiconductor devices having different fin widths WF1 and WF2 coupled in parallel with separate gates controlling the devices, according to some embodiments of the invention. In some embodiments more than two devices having different fin widths are connected together in parallel. In some embodiments, one group A of fins having same fin width and connected in parallel are connected in parallel with another group B of fins having same fin widths but different from the fin width of group A. In some embodiments more than two devices with grouped fins in parallel are connected in parallel. - The accompanying drawings that form a part hereof show by way of illustration, and not of limitation, specific embodiments in which the subject matter may be practiced. The embodiments illustrated are described in sufficient detail to enable those skilled in the art to practice the teachings disclosed herein. Other embodiments may be utilized and derived therefrom, such that structural and logical substitutions and changes may be made without departing from the scope of this disclosure. This Detailed Description, therefore, is not to be taken in a limiting sense, and the scope of various embodiments is defined only by the appended claims, along with the full range of equivalents to which such claims are entitled.
- Such embodiments of the inventive subject matter may be referred to herein, individually and/or collectively, by the term “invention” merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept if more than one is in fact disclosed. Thus, although specific embodiments have been illustrated and described herein, it should be appreciated that any arrangement calculated to achieve the same purpose may be substituted for the specific embodiments shown. This disclosure is intended to cover any and all adaptations or variations of various embodiments. Combinations of the above embodiments, and other embodiments not specifically described herein, will be apparent to those of skill in the art upon reviewing the above description. In the previous discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . ”.
- The Abstract of the Disclosure is provided to comply with 37 C.F.R. §1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
Claims (20)
1. A transistor comprising:
a source region;
a drain region;
a first fin extending between the source region and the drain region, wherein the first fin has a first fin width coupled in series with a second fin width, the second fin width different from the first fin width; and
a gate configured to control current flow through the first fin.
2. The transistor of claim 1 wherein the transistor includes a p-type transistor.
3. The transistor of claim 1 , wherein the transistor includes an n-type transistor
4. The transistor of claim 1 wherein the series coupled fin widths include a curved shape.
5. The transistor of claim 1 wherein the series coupled fin widths include a tapered shape.
6. The transistor of claim 1 , wherein the gate overlaps the first fin width and the second fin width.
7. The transistor of claim 1 , wherein the gate overlaps the first fin width and the second fin width asymmetrically.
8. The transistor of claim 1 , including a pair of gate contacts disposed on opposite sides of the first fin.
9. The transistor of claim 1 including a second fin connected in parallel with the first fin between the source region and the drain region, and wherein the gate is configured to control current flow through the second fin
10. The transistor of claim 1 , including a gate contact, wherein at least one gate length and at least one fin width increases as a function of distance from the gate contact.
11. The transistor of claim 10 , wherein the second fin includes a third fin width;
wherein the third fin width is different from the first fin width; and
wherein the third fin width is different from the second fin width.
12. The transistor of claim 1 , wherein the gate includes a split gate, the split gate including:
a first segment disposed over a first fin width;
a second segment disposed over a second fin width;
and an opening, defined by the first segment and the second segment, disposed over an area of the fin where fin edges corresponding to the first fin width meet fin edges corresponding to the second fin width.
13. The transistor of claim 12 , wherein the opening is disposed asymmetrically over the area where the fin edges corresponding to the first fin width meet the fin edges corresponding to the second fin width.
14. The transistor of claim 1 , wherein the first fin width is positioned under the gate, a portion of the second fin width is positioned under the gate, a portion of a third fin width is positioned under the gate, and the second fin and the third fin width are less than the first fin width to reduce flicker noise.
15. The transistor of claim 14 , wherein the second fin width is substantially equal to the third fin width.
16. The transistor of claim 14 , wherein the second fin width is greater than the third fin width.
17. The transistor of claim 14 , wherein the gate is configured to overlie substantially equal portions of the second fin width and the third fin width.
18. The transistor of claim 14 , wherein the gate is configured to asymmetrically overlie the portions of the second and third fin widths.
19. The transistor of claim 1 , wherein the first fin width is positioned under the gate, a portion of the second fin width is positioned under the gate, a portion of a third fin width is positioned under the gate, and the second fin and the third fin width are greater than the first fin width to reduce flicker noise.
20. The transistor of claim 19 , wherein the gate is configured to asymmetrically overlie the portions of the second and third fin widths.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/401,097 US20120146157A1 (en) | 2008-06-17 | 2012-02-21 | Semiconductor device having different fin widths |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US7318308P | 2008-06-17 | 2008-06-17 | |
US12/484,682 US8716786B2 (en) | 2008-06-17 | 2009-06-15 | Semiconductor device having different fin widths |
US13/401,097 US20120146157A1 (en) | 2008-06-17 | 2012-02-21 | Semiconductor device having different fin widths |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/484,682 Continuation US8716786B2 (en) | 2008-06-17 | 2009-06-15 | Semiconductor device having different fin widths |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120146157A1 true US20120146157A1 (en) | 2012-06-14 |
Family
ID=41413948
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/484,682 Expired - Fee Related US8716786B2 (en) | 2008-06-17 | 2009-06-15 | Semiconductor device having different fin widths |
US13/401,097 Abandoned US20120146157A1 (en) | 2008-06-17 | 2012-02-21 | Semiconductor device having different fin widths |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/484,682 Expired - Fee Related US8716786B2 (en) | 2008-06-17 | 2009-06-15 | Semiconductor device having different fin widths |
Country Status (2)
Country | Link |
---|---|
US (2) | US8716786B2 (en) |
DE (1) | DE102009025271B4 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130288443A1 (en) * | 2011-12-14 | 2013-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Methods for Reduced Gate Resistance FINFET |
US8650520B2 (en) * | 2011-07-01 | 2014-02-11 | United Microelectronics Corp. | Integrated circuit module and manufacturing methods and application thereof |
US20140239393A1 (en) * | 2013-02-22 | 2014-08-28 | Taiwan Semiconuductor Manufacturing Company, Ltd. | Finfet device and method of manufacturing same |
WO2015023877A1 (en) * | 2013-08-16 | 2015-02-19 | International Business Machines Corporation | Sidewall image transfer with a spin-on hardmask |
US20170103923A1 (en) * | 2014-06-27 | 2017-04-13 | Intel Corporation | Multi-gate transistor with variably sized fin |
KR20200050424A (en) * | 2018-10-31 | 2020-05-11 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Semiconductor device and method |
TWI793630B (en) * | 2021-01-22 | 2023-02-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and method |
US20230054372A1 (en) * | 2021-08-20 | 2023-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device with Varying Gate Dimensions and Methods of Forming the Same |
Families Citing this family (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010040630A (en) * | 2008-08-01 | 2010-02-18 | Toshiba Corp | Semiconductor device |
JP2010206112A (en) * | 2009-03-05 | 2010-09-16 | Renesas Electronics Corp | Semiconductor device |
US8629478B2 (en) | 2009-07-31 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin structure for high mobility multiple-gate transistor |
US8440517B2 (en) | 2010-10-13 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET and method of fabricating the same |
US8980719B2 (en) | 2010-04-28 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for doping fin field-effect transistors |
US8482073B2 (en) | 2010-03-25 | 2013-07-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit including FINFETs and methods for forming the same |
US8659072B2 (en) * | 2010-09-24 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Series FinFET implementation schemes |
US8769446B2 (en) | 2010-11-12 | 2014-07-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and device for increasing fin device density for unaligned fins |
KR20120069309A (en) * | 2010-12-20 | 2012-06-28 | 삼성전자주식회사 | Semiconductor devices and methods of fabricating the same |
US8431453B2 (en) | 2011-03-31 | 2013-04-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plasma doping to reduce dielectric loss during removal of dummy layers in a gate structure |
US8728892B2 (en) * | 2011-05-05 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Adaptive fin design for FinFETs |
US8742508B2 (en) * | 2011-07-16 | 2014-06-03 | International Business Machines Corporation | Three dimensional FET devices having different device widths |
US8557675B2 (en) * | 2011-11-28 | 2013-10-15 | Globalfoundries Inc. | Methods of patterning features in a structure using multiple sidewall image transfer technique |
CN113345952A (en) | 2011-12-22 | 2021-09-03 | 英特尔公司 | Semiconductor device having a neck-shaped semiconductor body and method of forming semiconductor bodies of different widths |
US8669186B2 (en) | 2012-01-26 | 2014-03-11 | Globalfoundries Inc. | Methods of forming SRAM devices using sidewall image transfer techniques |
US8631382B2 (en) * | 2012-03-08 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | LVS implementation for FinFET design |
US9043192B2 (en) | 2012-05-03 | 2015-05-26 | International Business Machines Corporation | Modeling gate resistance of a multi-fin multi-gate field effect transistor |
US8815659B2 (en) * | 2012-12-17 | 2014-08-26 | Globalfoundries Inc. | Methods of forming a FinFET semiconductor device by performing an epitaxial growth process |
US9105719B2 (en) * | 2013-01-09 | 2015-08-11 | Broadcom Corporation | Multigate metal oxide semiconductor devices and fabrication methods |
US9299699B2 (en) | 2013-03-13 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-gate and complementary varactors in FinFET process |
US20140264634A1 (en) * | 2013-03-14 | 2014-09-18 | Intermolecular, Inc. | Finfet for rf and analog integrated circuits |
US8928382B1 (en) * | 2013-03-15 | 2015-01-06 | Altera Corporation | Multiple gate semiconductor devices and their applications |
US9018054B2 (en) | 2013-03-15 | 2015-04-28 | Applied Materials, Inc. | Metal gate structures for field effect transistors and method of fabrication |
US9263554B2 (en) * | 2013-06-04 | 2016-02-16 | International Business Machines Corporation | Localized fin width scaling using a hydrogen anneal |
KR20150015949A (en) * | 2013-08-02 | 2015-02-11 | 삼성전자주식회사 | Transistor and method of manufacturing the same |
US11901243B2 (en) * | 2013-11-12 | 2024-02-13 | Skyworks Solutions, Inc. | Methods related to radio-frequency switching devices having improved voltage handling capability |
US11043432B2 (en) * | 2013-11-12 | 2021-06-22 | Skyworks Solutions, Inc. | Radio-frequency switching devices having improved voltage handling capability |
EP3506504B1 (en) * | 2013-11-12 | 2021-09-01 | Skyworks Solutions, Inc. | Devices and methods related to radio-frequency switches having improved performance |
KR20150058597A (en) * | 2013-11-18 | 2015-05-29 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US9190466B2 (en) | 2013-12-27 | 2015-11-17 | International Business Machines Corporation | Independent gate vertical FinFET structure |
US9691763B2 (en) * | 2013-12-27 | 2017-06-27 | International Business Machines Corporation | Multi-gate FinFET semiconductor device with flexible design width |
US9236452B2 (en) * | 2014-05-23 | 2016-01-12 | Globalfoundries Inc. | Raised source/drain EPI with suppressed lateral EPI overgrowth |
US9325277B1 (en) * | 2014-12-16 | 2016-04-26 | Xilinx, Inc. | Voltage controlled oscillator including MuGFETS |
US9711616B2 (en) * | 2014-12-23 | 2017-07-18 | Northrop Grumman Systems Corporation | Dual-channel field effect transistor device having increased amplifier linearity |
US9536795B2 (en) | 2015-02-24 | 2017-01-03 | International Business Machines Corporation | Multiple threshold voltage trigate devices using 3D condensation |
KR102352154B1 (en) * | 2015-03-03 | 2022-01-17 | 삼성전자주식회사 | Integrated circuit device |
KR102327143B1 (en) * | 2015-03-03 | 2021-11-16 | 삼성전자주식회사 | Integrated circuit device |
US9496259B2 (en) * | 2015-04-14 | 2016-11-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET semiconductor device having fins with stronger structural strength |
US9748394B2 (en) | 2015-05-20 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET having a multi-portioned gate stack |
KR102392695B1 (en) * | 2015-05-26 | 2022-05-02 | 삼성전자주식회사 | A semiconductor device and a method of fabricating the same |
TWI664732B (en) * | 2015-06-23 | 2019-07-01 | 聯華電子股份有限公司 | Semiconductor structure and fabrication method thereof |
US9685528B2 (en) * | 2015-06-30 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin semiconductor device and method of manufacture with source/drain regions having opposite conductivities |
JP6557095B2 (en) * | 2015-08-26 | 2019-08-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9431521B1 (en) | 2015-09-18 | 2016-08-30 | International Business Machines Corporation | Stress memorization technique for strain coupling enhancement in bulk finFET device |
US9653359B2 (en) | 2015-09-29 | 2017-05-16 | International Business Machines Corporation | Bulk fin STI formation |
KR20170124284A (en) * | 2016-05-02 | 2017-11-10 | 삼성전자주식회사 | Semiconductor device |
US10297614B2 (en) | 2016-08-09 | 2019-05-21 | International Business Machines Corporation | Gate top spacer for FinFET |
KR102579874B1 (en) * | 2016-12-27 | 2023-09-18 | 삼성전자주식회사 | Integrated circuit device and method of manufacturing the same |
CN108258033B (en) * | 2016-12-29 | 2020-12-22 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
US10418474B2 (en) * | 2017-10-17 | 2019-09-17 | Mitsubishi Electric Research Laboratories, Inc. | High electron mobility transistor with varying semiconductor layer |
US10879368B2 (en) | 2017-10-17 | 2020-12-29 | Mitsubishi Electric Research Laboratories, Inc. | Transistor with multi-metal gate |
CN110416296B (en) * | 2018-04-26 | 2021-03-26 | 苏州能讯高能半导体有限公司 | Semiconductor device, semiconductor chip and semiconductor device manufacturing method |
KR102446403B1 (en) | 2018-06-22 | 2022-09-21 | 삼성전자주식회사 | Semiconductor device, method for fabricating the same and layout design method for the same |
US11054748B2 (en) | 2018-09-21 | 2021-07-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dummy insertion for improving throughput of electron beam lithography |
US11094597B2 (en) * | 2018-09-28 | 2021-08-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with fin structures |
US10930768B2 (en) | 2018-10-18 | 2021-02-23 | Samsung Electronics Co., Ltd. | Low current leakage finFET and methods of making the same |
US10957786B2 (en) * | 2018-10-18 | 2021-03-23 | Samsung Electronics Co., Ltd. | FinFET with reduced extension resistance and methods of manufacturing the same |
US11183576B2 (en) * | 2019-02-13 | 2021-11-23 | Micron Technology, Inc. | Gate electrode layout with expanded portions over active and isolation regions |
US10825917B1 (en) | 2019-04-09 | 2020-11-03 | International Business Machines Corporation | Bulk FinFET with fin channel height uniformity and isolation |
KR20210028306A (en) * | 2019-09-03 | 2021-03-12 | 삼성전자주식회사 | Method for designing layout of semiconductor device |
CN111584619A (en) * | 2020-05-28 | 2020-08-25 | 浙江大学 | GaN device and preparation method |
US11335683B2 (en) * | 2020-06-30 | 2022-05-17 | Qualcomm Incorporated | Device channel profile structure |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040110331A1 (en) * | 2002-12-06 | 2004-06-10 | Yee-Chia Yeo | CMOS inverters configured using multiple-gate transistors |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3543946B2 (en) | 2000-04-14 | 2004-07-21 | 日本電気株式会社 | Field effect transistor and method of manufacturing the same |
JP2004356490A (en) | 2003-05-30 | 2004-12-16 | Toshiba Corp | Semiconductor device |
US7332386B2 (en) | 2004-03-23 | 2008-02-19 | Samsung Electronics Co., Ltd. | Methods of fabricating fin field transistors |
US7253650B2 (en) * | 2004-05-25 | 2007-08-07 | International Business Machines Corporation | Increase productivity at wafer test using probe retest data analysis |
US7547947B2 (en) | 2005-11-15 | 2009-06-16 | International Business Machines Corporation | SRAM cell |
US7838345B2 (en) | 2006-05-02 | 2010-11-23 | Freescale Semiconductor, Inc. | Electronic device including semiconductor fins and a process for forming the electronic device |
US8022478B2 (en) * | 2008-02-19 | 2011-09-20 | International Business Machines Corporation | Method of forming a multi-fin multi-gate field effect transistor with tailored drive current |
-
2009
- 2009-06-15 US US12/484,682 patent/US8716786B2/en not_active Expired - Fee Related
- 2009-06-17 DE DE102009025271.1A patent/DE102009025271B4/en not_active Expired - Fee Related
-
2012
- 2012-02-21 US US13/401,097 patent/US20120146157A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040110331A1 (en) * | 2002-12-06 | 2004-06-10 | Yee-Chia Yeo | CMOS inverters configured using multiple-gate transistors |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8650520B2 (en) * | 2011-07-01 | 2014-02-11 | United Microelectronics Corp. | Integrated circuit module and manufacturing methods and application thereof |
US8759181B2 (en) * | 2011-12-14 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for reduced gate resistance FINFET |
US20130288443A1 (en) * | 2011-12-14 | 2013-10-31 | Taiwan Semiconductor Manufacturing Company, Ltd | Methods for Reduced Gate Resistance FINFET |
US9166053B2 (en) * | 2013-02-22 | 2015-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device including a stepped profile structure |
US20140239393A1 (en) * | 2013-02-22 | 2014-08-28 | Taiwan Semiconuductor Manufacturing Company, Ltd. | Finfet device and method of manufacturing same |
US9514991B2 (en) | 2013-02-22 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing a FinFET device having a stepped profile |
WO2015023877A1 (en) * | 2013-08-16 | 2015-02-19 | International Business Machines Corporation | Sidewall image transfer with a spin-on hardmask |
US9293345B2 (en) | 2013-08-16 | 2016-03-22 | Globalfoundries Inc. | Sidewall image transfer with a spin-on hardmask |
US9099401B2 (en) | 2013-08-16 | 2015-08-04 | International Business Machines Corporation | Sidewall image transfer with a spin-on hardmask |
US20170103923A1 (en) * | 2014-06-27 | 2017-04-13 | Intel Corporation | Multi-gate transistor with variably sized fin |
US9947585B2 (en) * | 2014-06-27 | 2018-04-17 | Intel Corporation | Multi-gate transistor with variably sized fin |
KR20200050424A (en) * | 2018-10-31 | 2020-05-11 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Semiconductor device and method |
US10957604B2 (en) | 2018-10-31 | 2021-03-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
KR102272125B1 (en) * | 2018-10-31 | 2021-07-06 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | Semiconductor device and method |
US11393724B2 (en) | 2018-10-31 | 2022-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11721590B2 (en) | 2018-10-31 | 2023-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
TWI793630B (en) * | 2021-01-22 | 2023-02-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and method |
US20230054372A1 (en) * | 2021-08-20 | 2023-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device with Varying Gate Dimensions and Methods of Forming the Same |
Also Published As
Publication number | Publication date |
---|---|
DE102009025271B4 (en) | 2018-07-26 |
US20090309162A1 (en) | 2009-12-17 |
DE102009025271A1 (en) | 2010-06-02 |
US8716786B2 (en) | 2014-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8716786B2 (en) | Semiconductor device having different fin widths | |
US7906802B2 (en) | Semiconductor element and a method for producing the same | |
US7898040B2 (en) | Dual gate FinFET | |
US20080237705A1 (en) | Ldmos Transistor | |
US20020033508A1 (en) | Semiconductor device and method for fabricating the same | |
US11233142B2 (en) | Intrinsically tunable and ultra-linear multi-fin MIS-HEMT devices | |
US9627374B2 (en) | Electronic circuits including a MOSFET and a dual-gate JFET | |
US8664729B2 (en) | Methods and apparatus for reduced gate resistance finFET | |
JP2009519600A (en) | MOS transistor and manufacturing method thereof | |
US20120068772A1 (en) | Field modulating plate and circuit | |
KR20220147694A (en) | Improved drain and/or gate interconnect and finger structure | |
WO2005022645A2 (en) | Electronic device comprising an ldmos transistor | |
US20170338251A1 (en) | Butted Body Contact for SOI Transistor | |
US10855244B2 (en) | Transistor level input and output harmonic terminations | |
US7667499B2 (en) | MuGFET circuit for increasing output resistance | |
US20190006352A1 (en) | Transition frequency multiplier semiconductor device | |
US7977709B2 (en) | MOS transistor and semiconductor device | |
JP2006525667A (en) | Electronic devices with field effect transistors for high frequency applications | |
KR102185914B1 (en) | High electron mobility transistor | |
US8334576B2 (en) | High frequency MOS device and manufacturing process thereof | |
US20230120292A1 (en) | Device layout design for improving device performance | |
US20190363198A1 (en) | Gallium-nitride-based transcaps for millimeter wave applications | |
JP2004022737A (en) | Semiconductor capacitor and high-frequency amplifier using the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |