US20110111565A1 - Dual gate finfet - Google Patents

Dual gate finfet Download PDF

Info

Publication number
US20110111565A1
US20110111565A1 US13/006,734 US201113006734A US2011111565A1 US 20110111565 A1 US20110111565 A1 US 20110111565A1 US 201113006734 A US201113006734 A US 201113006734A US 2011111565 A1 US2011111565 A1 US 2011111565A1
Authority
US
United States
Prior art keywords
fin
gates
forming
gate
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/006,734
Inventor
Muhammad Nawaz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US13/006,734 priority Critical patent/US20110111565A1/en
Publication of US20110111565A1 publication Critical patent/US20110111565A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/785Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7853Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
    • H01L29/7854Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection with rounded corners
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate

Definitions

  • Integrated circuit device performance in the sub 100 nm range is often limited by short-channel effects. Such short-channel effects make further scaling difficult if not impossible. These effects are usually manifested as a reduction in transconductance, an increase in output conductance and a shift in the threshold voltage as transistor gate length is reduced.
  • FIG. 1A is a circuit diagram of a dual gate FinFET (Fin type Field Effect Transistor) according to an example embodiment.
  • FinFET Fin type Field Effect Transistor
  • FIG. 1B is a circuit diagram of a single dual gate Fin FET device with two equivalent series connected single gate FinFETs according to an example embodiment.
  • FIG. 2 is a perspective internal view of a dual gate FinFET according to an example embodiment.
  • FIG. 3 is a cross section of a gate of the partially formed dual gate FinFET according to an example embodiment.
  • FIG. 4 is a perspective view of a dual gate FinFET according to an example embodiment.
  • FIG. 5 is a perspective internal view of a triple gate FinFET according to an example embodiment.
  • FIGS. 6A and 6B are example graphs of simulated current-voltage (I-V) characteristics of a 50 nm dual gate FinFET with 50 nm spacing between the gates according to an example embodiment.
  • FIGS. 7A and 7B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with an increased spacing of 100 nm between the gates according to an example embodiment.
  • FIGS. 8A and 8B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with different gate spacings of 50nm and 100 nm according to an example embodiment.
  • FIG. 1A is a circuit diagram of a dual gate FinFET (Fin type Field Effect Transistor) 100 according to an example embodiment.
  • a first gate 110 and a second gate 120 are coupled to a channel between a drain 130 and source 140 .
  • the gates 110 and 120 are independently accessible.
  • Dual gate FinFET 100 is a three dimensional vertical structure as shown in further figures.
  • Dual gate FinFET 100 may be used for many applications, including RF analog applications such as variable gain amplifiers, oscillators, phase shifters, attenuators, and mixers.
  • a dual gate design approach offers possible advantages over conventional tetrode MOS (metal oxide semiconductor) structures, such as reduced Miller feedback capacitance and output conductance.
  • the reduced feedback and resulting increase in power gain and stability, in conjunction with the increased functional capability stemming from the presence of two independent control gates 110 and 120 allows tuning to different threshold voltage requirements.
  • different gate lengths may be used to tune the threshold requirements.
  • a single gate FinFET device can be used in a variety of signal transfer functions in a compact form. Different combinations of biasing on the two gates for the dual gate FinFET may be used to provide different nonlinear characteristic.
  • the dual gate FinFET 100 design offers intrinsic separation of signal and local oscillator ports (helpful in Mixer applications) and separate by easer matching and direct combination of the corresponding powers inside the device.
  • FIG. 1A is a symbolic representation of a single dual gate FinFET device with two independent gates sitting side by side, where one gate may be used for RF signal input and the other gate may be used for a local oscillator port.
  • Decomposition of a single dual gate Fin FET device with two equivalent series connected single gate FinFETs is shown in FIG. 1B at 150 with gates 160 and 170 .
  • FIG. 2 is a perspective view of a partially formed dual gate FinFET 200 according to an example embodiment.
  • a p-type silicon substrate 210 has a buried oxide layer 215 formed thereon along with a top silicon FinFET body 220 .
  • FinFET body 220 includes a fin 225 .
  • the fin 225 is supported by the buried oxide layer 215 or other type of insulator for electrical isolation.
  • the fin 225 is a narrow fin-shaped structure having a width to height ratio or aspect ratio that may vary depending on desired characteristics. Typical dimensions for the fins in current embodiments may be in the range of 5 to 100 nms, but may vary significantly in future embodiments as processing techniques progress.
  • a gate dielectric 310 (shown in cross section in FIG. 3 ) is formed over the top and sidewall surfaces of the fins 225 .
  • the gate dielectric 310 may, for example, be a thermally grown oxide of SiO 2 or a high-K material like TaO 5 , HFO 2 or any other gate dielectric material.
  • the gate dielectric 310 layer is 1-3 nm thick.
  • Gate electrodes 230 and 235 are formed over the top and sidewall surfaces of the gate dielectric 310 and may include a metal layer.
  • the gates surround the fin 225 on at least approximately three sides, including the top and sidewall surfaces of the fin 225 giving rise to the term multigate FET or MugFET.
  • Gate electrodes 230 and 235 may be deposited polysilicon or any other suitable material with a desired work function, such as metal.
  • the gate electrodes 230 and 235 may comprise any conductive material.
  • the two gate electrodes may be identical. In one or more embodiments of the invention, the two gate electrodes may be different.
  • the two gate electrodes 230 and 235 may be formed of different materials. In one or more embodiments, the two gate electrodes 230 and 235 may have different gate lengths (where the gate length is generally the length of the fin that is surrounded by a gate electrode). In one or more embodiments, it is possible that the oxide layer 310 underlying one of the gate electrodes have a different thickness from the oxide layer 310 underlying the other gate electrodes.
  • an additional dielectric material such as an oxide or a nitride, may be formed over the top surface of the dielectric 310 .
  • This additional dielectric material may provide additional electrical isolation between the top surface of the fin 225 and the gate electrode 230 (and/or between the top surface of the fin 225 and the gate electrode 235 shown in FIG. 2 ).
  • Doping of the FinFET body 220 may include p-type and/or n-type doping, which along with gate work function (which may at least partially be defined by the gate material) may at least partially define the threshold voltage of the device.
  • the FinFET body 220 may also include a wide source region 240 and a wide drain region 245 .
  • the wide source region 240 and the wide drain region 245 may, optionally, be formed to extend the source and drain regions (which may also be part of the fin 225 ) beyond the ends of the fin 225 .
  • a source region may be formed that extends from approximately the gate 230 to the end of wide source region 240
  • a drain region may be formed that extends from approximately the gate 235 to the end of the drain region 245 .
  • a FinFET body may be formed that includes the fin 225 but that does not include the wide source region 240 or the wide drain region 245 . In this case, the source and drain regions may be formed so that they are only included as part of the fin 225 .
  • the wide source and drain regions 240 , 245 are wider than fin 225 .
  • the wide source and drain regions 240 , 245 may serve as landing pads for source and drain electrical contacts or electrodes.
  • the source and drain regions, including the wide source region 240 and wide drain region 245 may be implanted with an n-type dopant such as As (arsenic) for nFinFETs or they may be implanted with a p-type dopant such as B (boron) for pFinFETs.
  • the region between the two gates 230 and 235 may be covered with a suitable mask during such a source-drain doping process.
  • Oxide and/or nitride spacer layers 410 and 415 may be formed, such as by deposition around the gate region, as seen in FIG. 4 .
  • the spacers may be nitride spacers and may have a thickness ranging from about 25 nm to about 75 nm.
  • a region 420 between the gates 230 and 235 may also be filled with a suitable dielectric such as Si 3 N 4 .
  • a source-drain implant step may then be performed to form source and drain regions of the device.
  • the source-drain implant may be an n-type dopant such as As for nFinFETs or p-type dopant such as B for pFinFETs. Other suitable dopants may also be used in different embodiments.
  • Source and drain metal contact layers respectively may be disposed over the wide source region 240 and wide drain region 245 , respectively. Many different suitable conductive materials may be used.
  • Gate contact layers 250 and 255 may then be formed such as by deposition on the gate electrodes. In one embodiment, the gate contact layers are formed of conductive metal.
  • the gate contact layers 250 and 255 may be coupled to other circuitry providing independent access to the two gates.
  • FIG. 5 is a perspective view of a partially formed triple gate FinFET according to an example embodiment.
  • a third gate 510 is formed about fin 225 adjacent but separated from gate 235 .
  • the third gate provides even greater flexibility in designing transistors with desired characteristics. Gate length and work function may also be modified on third gate 510 to obtain such desired characteristics. In further embodiments, additional gates may be added.
  • FIGS. 6A and 6B are example graphs of simulated current-voltage (I-V) characteristics of a 50 nm dual gate FinFET with 50 nm spacing between the gates.
  • FIG. 6A has a linear scale for current and FIG. 6B has a logarithmic scale.
  • the threshold voltage of the device can be varied which is more sensitive with spacing between the gates.
  • the on-current of the device increases with an increase of voltage at the second gate.
  • FIGS. 7A and 7B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with an increased spacing of 100 nm between the gates.
  • FIG. 7A has a linear scale for current and FIG. 7B has a logarithmic scale.
  • FIGS. 8A and 8 B A comparison of different spacing (squares represent 50 nm spacing, circles represent 100 nm spacing) between two gates is shown in FIGS. 8A (linear scale) and 8 B (logarithmic scale).
  • the dual gate FinFET has gates of 50 nms.
  • the on-current of the device increases with an increase of voltage at the second gate.

Abstract

A circuit has a fin supported by a substrate. A source is formed at a first end of the fin and a drain is formed at a second end of the fin. A pair of independently accessible gates are laterally spaced along the fin between the source and the drain. Each gate is formed around approximately three sides of the fin.

Description

    RELATED APPLICATION
  • This application is a Divisional of U.S. application Ser. No. 11/764,535, filed on Jun. 18, 2007, which is incorporated herein by reference in its entirety.
  • BACKGROUND
  • Integrated circuit device performance in the sub 100 nm range is often limited by short-channel effects. Such short-channel effects make further scaling difficult if not impossible. These effects are usually manifested as a reduction in transconductance, an increase in output conductance and a shift in the threshold voltage as transistor gate length is reduced.
  • Another manifestation of short channel effects is an increase in the sub-threshold current. For low power or for high performance applications, tight control on the sub-threshold drain current and threshold voltage is needed. Challenges to the source-drain doping and requirement for scaled ultra shallow junctions which demand adequate doping abruptness with high doping activation, may be a major limiting barrier to technology development beyond the 65 nm range.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is a circuit diagram of a dual gate FinFET (Fin type Field Effect Transistor) according to an example embodiment.
  • FIG. 1B is a circuit diagram of a single dual gate Fin FET device with two equivalent series connected single gate FinFETs according to an example embodiment.
  • FIG. 2 is a perspective internal view of a dual gate FinFET according to an example embodiment.
  • FIG. 3 is a cross section of a gate of the partially formed dual gate FinFET according to an example embodiment.
  • FIG. 4 is a perspective view of a dual gate FinFET according to an example embodiment.
  • FIG. 5 is a perspective internal view of a triple gate FinFET according to an example embodiment.
  • FIGS. 6A and 6B are example graphs of simulated current-voltage (I-V) characteristics of a 50 nm dual gate FinFET with 50 nm spacing between the gates according to an example embodiment.
  • FIGS. 7A and 7B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with an increased spacing of 100 nm between the gates according to an example embodiment.
  • FIGS. 8A and 8B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with different gate spacings of 50nm and 100 nm according to an example embodiment.
  • DETAILED DESCRIPTION
  • In the following description, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration specific embodiments which may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the scope of the present invention. The following description of example embodiments is, therefore, not to be taken in a limited sense, and the scope of the present invention is defined by the appended claims.
  • FIG. 1A is a circuit diagram of a dual gate FinFET (Fin type Field Effect Transistor) 100 according to an example embodiment. A first gate 110 and a second gate 120 are coupled to a channel between a drain 130 and source 140. In one embodiment, the gates 110 and 120 are independently accessible. Dual gate FinFET 100 is a three dimensional vertical structure as shown in further figures.
  • Dual gate FinFET 100 may be used for many applications, including RF analog applications such as variable gain amplifiers, oscillators, phase shifters, attenuators, and mixers. A dual gate design approach offers possible advantages over conventional tetrode MOS (metal oxide semiconductor) structures, such as reduced Miller feedback capacitance and output conductance. The reduced feedback and resulting increase in power gain and stability, in conjunction with the increased functional capability stemming from the presence of two independent control gates 110 and 120 allows tuning to different threshold voltage requirements.
  • In one embodiment, different gate lengths may be used to tune the threshold requirements. By controlling biasing of electrodes, a single gate FinFET device can be used in a variety of signal transfer functions in a compact form. Different combinations of biasing on the two gates for the dual gate FinFET may be used to provide different nonlinear characteristic. Moreover, the dual gate FinFET 100 design offers intrinsic separation of signal and local oscillator ports (helpful in Mixer applications) and separate by easer matching and direct combination of the corresponding powers inside the device.
  • FIG. 1A is a symbolic representation of a single dual gate FinFET device with two independent gates sitting side by side, where one gate may be used for RF signal input and the other gate may be used for a local oscillator port. Decomposition of a single dual gate Fin FET device with two equivalent series connected single gate FinFETs is shown in FIG. 1B at 150 with gates 160 and 170.
  • FIG. 2 is a perspective view of a partially formed dual gate FinFET 200 according to an example embodiment. In one embodiment, a p-type silicon substrate 210 has a buried oxide layer 215 formed thereon along with a top silicon FinFET body 220. FinFET body 220 includes a fin 225. In one or more embodiments, the fin 225 is supported by the buried oxide layer 215 or other type of insulator for electrical isolation. In one or more embodiments, the fin 225 is a narrow fin-shaped structure having a width to height ratio or aspect ratio that may vary depending on desired characteristics. Typical dimensions for the fins in current embodiments may be in the range of 5 to 100 nms, but may vary significantly in future embodiments as processing techniques progress.
  • Electrical isolation of the fin may also be provided by a space-charge region if the fins are formed on a bulk silicon substrate. A gate dielectric 310 (shown in cross section in FIG. 3) is formed over the top and sidewall surfaces of the fins 225. The gate dielectric 310 may, for example, be a thermally grown oxide of SiO2 or a high-K material like TaO5, HFO2 or any other gate dielectric material. In one embodiment the gate dielectric 310 layer is 1-3 nm thick.
  • Gate electrodes 230 and 235 are formed over the top and sidewall surfaces of the gate dielectric 310 and may include a metal layer. The gates surround the fin 225 on at least approximately three sides, including the top and sidewall surfaces of the fin 225 giving rise to the term multigate FET or MugFET. Gate electrodes 230 and 235 may be deposited polysilicon or any other suitable material with a desired work function, such as metal. In one or more embodiments of the invention, the gate electrodes 230 and 235 may comprise any conductive material. In one or more embodiments of the invention, the two gate electrodes may be identical. In one or more embodiments of the invention, the two gate electrodes may be different. In one or more embodiments of the invention, the two gate electrodes 230 and 235 may be formed of different materials. In one or more embodiments, the two gate electrodes 230 and 235 may have different gate lengths (where the gate length is generally the length of the fin that is surrounded by a gate electrode). In one or more embodiments, it is possible that the oxide layer 310 underlying one of the gate electrodes have a different thickness from the oxide layer 310 underlying the other gate electrodes.
  • Referring again to FIG. 3, it is noted that in one or more embodiments of the invention, an additional dielectric material, such as an oxide or a nitride, may be formed over the top surface of the dielectric 310. This additional dielectric material may provide additional electrical isolation between the top surface of the fin 225 and the gate electrode 230 (and/or between the top surface of the fin 225 and the gate electrode 235 shown in FIG. 2). Doping of the FinFET body 220 (including the fin 225) may include p-type and/or n-type doping, which along with gate work function (which may at least partially be defined by the gate material) may at least partially define the threshold voltage of the device.
  • In one or more embodiments of the invention, the FinFET body 220 may also include a wide source region 240 and a wide drain region 245. The wide source region 240 and the wide drain region 245 may, optionally, be formed to extend the source and drain regions (which may also be part of the fin 225) beyond the ends of the fin 225.
  • Hence, in one or more embodiments of the invention, a source region may be formed that extends from approximately the gate 230 to the end of wide source region 240 Likewise, a drain region may be formed that extends from approximately the gate 235 to the end of the drain region 245. In another embodiment of the invention, a FinFET body may be formed that includes the fin 225 but that does not include the wide source region 240 or the wide drain region 245. In this case, the source and drain regions may be formed so that they are only included as part of the fin 225.
  • In the embodiment shown, the wide source and drain regions 240, 245 are wider than fin 225. The wide source and drain regions 240, 245 may serve as landing pads for source and drain electrical contacts or electrodes. The source and drain regions, including the wide source region 240 and wide drain region 245, may be implanted with an n-type dopant such as As (arsenic) for nFinFETs or they may be implanted with a p-type dopant such as B (boron) for pFinFETs. The region between the two gates 230 and 235 may be covered with a suitable mask during such a source-drain doping process. Oxide and/or nitride spacer layers 410 and 415 may be formed, such as by deposition around the gate region, as seen in FIG. 4. In one embodiment, the spacers may be nitride spacers and may have a thickness ranging from about 25 nm to about 75 nm. A region 420 between the gates 230 and 235 may also be filled with a suitable dielectric such as Si3N4.
  • A source-drain implant step may then be performed to form source and drain regions of the device. The source-drain implant may be an n-type dopant such as As for nFinFETs or p-type dopant such as B for pFinFETs. Other suitable dopants may also be used in different embodiments. Source and drain metal contact layers respectively may be disposed over the wide source region 240 and wide drain region 245, respectively. Many different suitable conductive materials may be used. Gate contact layers 250 and 255 may then be formed such as by deposition on the gate electrodes. In one embodiment, the gate contact layers are formed of conductive metal. The gate contact layers 250 and 255 may be coupled to other circuitry providing independent access to the two gates.
  • FIG. 5 is a perspective view of a partially formed triple gate FinFET according to an example embodiment. A third gate 510 is formed about fin 225 adjacent but separated from gate 235. The third gate provides even greater flexibility in designing transistors with desired characteristics. Gate length and work function may also be modified on third gate 510 to obtain such desired characteristics. In further embodiments, additional gates may be added.
  • FIGS. 6A and 6B are example graphs of simulated current-voltage (I-V) characteristics of a 50 nm dual gate FinFET with 50 nm spacing between the gates. FIG. 6A has a linear scale for current and FIG. 6B has a logarithmic scale. At a fixed drain bias and ramping the voltage at a first gate, the threshold voltage of the device can be varied which is more sensitive with spacing between the gates. The on-current of the device increases with an increase of voltage at the second gate. The FinFET device is at different second gate biases in linear (Vds=0.05 V) and saturation region (Vds=1.2 V) of device operation.
  • FIGS. 7A and 7B are example graphs of simulated I-V characteristics of a 50 nm dual gate FinFET with an increased spacing of 100 nm between the gates. FIG. 7A has a linear scale for current and FIG. 7B has a logarithmic scale. The FinFET device is at different second gate biases in linear (Vds=0.05 V) and saturation region (Vds=1.2 V) of device operation.
  • A comparison of different spacing (squares represent 50 nm spacing, circles represent 100 nm spacing) between two gates is shown in FIGS. 8A (linear scale) and 8B (logarithmic scale). In the example graphs of simulated I-V characteristics, the dual gate FinFET has gates of 50 nms. The on-current of the device increases with an increase of voltage at the second gate. The FinFET device is at different second gate biases in linear (Vds=0.05 V) and saturation region (Vds=1.2 V) of device operation.
  • The Abstract is provided to comply with 37 C.F.R. §1.72(b) to allow the reader to quickly ascertain the nature and gist of the technical disclosure. The Abstract is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.

Claims (17)

1. A method comprising:
forming a fin having source and drain regions supported by a substrate;
forming two gates between the source and drain regions, the gates spaced apart surrounding the fin on at least approximately three sides; and
providing independent access to the gates.
2. The method of claim 1, further comprising forming a third independently accessible gate surrounding the fin on at least approximately three sides and laterally spaced with the two gates along the fin between the source and the drain.
3. The method of claim 1, further comprising forming a dielectric spacer between the gates.
4. The method of claim 1, further comprising isolating the fin from the substrate.
5. The method of claim 1, wherein the gates are separated from the fin by a thin gate dielectric layer.
6. The method of claim 1, wherein the gates are formed with different lengths.
7. The method of claim 1, wherein the gates are formed with different work functions.
8. A method comprising:
forming a fin over a substrate, the forming of the fin including forming a source region at a first end of the fin and forming a drain region at a second end of the fin;
forming a dielectric layer around approximately three sides of the fin; and
forming a pair of independently accessible gates over the dielectric layer, the independently accessible gates laterally spaced along the fin between the source region and the drain region, each of the independently accessible gates surrounding the fin on at least approximately three sides.
9. The method of claim 8, further comprising connecting each of the pair of independently accessible gates to different circuitry.
10. The method of claim 8, wherein the pair of independently accessible gates includes a first gate and a second gate, further comprising providing the first gate with a first bias and providing the second gate with a second bias.
11. The method of claim 10, wherein the second bias is different from the first bias.
12. A method comprising:
forming a fin over a substrate, the forming of the fin including forming a source region at a first end of the fin and forming a drain region at a second end of the fin;
forming a first dielectric layer around approximately three sides of the fin;
forming a second dielectric layer over the top surface of the first dielectric layer; and
forming a pair of gates over the second dielectric layer, the gates laterally spaced along the fin between the source region and the drain region and each of the gates surrounding the fin on at least approximately three sides.
13. The method of claim 12, wherein the first dielectric layer comprises TAO5 or HFO2.
14. The method of claim 12, wherein the second dielectric layer comprises a nitride.
15. The method of claim 12, further comprising forming at least one of a wide source region and a wide drain region, the wide source region and the wide drain region each being wider than the fin and extending beyond the first end and the second end, respectively.
16. The method of claim 15, further comprising disposing a source metal contact layer and a drain metal contact layer over the wide source region and the wide drain region, respectively.
17. The method of claim 12, further comprising providing independent access to the pair of gates.
US13/006,734 2007-06-18 2011-01-14 Dual gate finfet Abandoned US20110111565A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/006,734 US20110111565A1 (en) 2007-06-18 2011-01-14 Dual gate finfet

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/764,535 US7898040B2 (en) 2007-06-18 2007-06-18 Dual gate FinFET
US13/006,734 US20110111565A1 (en) 2007-06-18 2011-01-14 Dual gate finfet

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/764,535 Division US7898040B2 (en) 2007-06-18 2007-06-18 Dual gate FinFET

Publications (1)

Publication Number Publication Date
US20110111565A1 true US20110111565A1 (en) 2011-05-12

Family

ID=40076119

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/764,535 Active 2028-01-22 US7898040B2 (en) 2007-06-18 2007-06-18 Dual gate FinFET
US13/006,734 Abandoned US20110111565A1 (en) 2007-06-18 2011-01-14 Dual gate finfet

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/764,535 Active 2028-01-22 US7898040B2 (en) 2007-06-18 2007-06-18 Dual gate FinFET

Country Status (2)

Country Link
US (2) US7898040B2 (en)
DE (1) DE102008001531B4 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110068399A1 (en) * 2009-09-21 2011-03-24 International Business Machines Corporation Integrated circuit device with series-connected field effect transistors and integrated voltage equalization and method of forming the device
US20140183640A1 (en) * 2013-01-03 2014-07-03 International Business Machines Corporation Gateless finfet
US20140227847A1 (en) * 2013-02-14 2014-08-14 Samsung Electronics Co., Ltd. Method for fabricating a semiconductor device
WO2015094648A1 (en) * 2013-12-16 2015-06-25 Intel Corporation Multi-threshold voltage devices and associated techniques and configurations

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100843244B1 (en) * 2007-04-19 2008-07-02 삼성전자주식회사 Semiconductor device and method of fabricating the same
US7956421B2 (en) 2008-03-13 2011-06-07 Tela Innovations, Inc. Cross-coupled transistor layouts in restricted gate level layout architecture
US8448102B2 (en) 2006-03-09 2013-05-21 Tela Innovations, Inc. Optimizing layout of irregular structures in regular layout context
US8225261B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining contact grid in dynamic array architecture
US9035359B2 (en) 2006-03-09 2015-05-19 Tela Innovations, Inc. Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US7763534B2 (en) 2007-10-26 2010-07-27 Tela Innovations, Inc. Methods, structures and designs for self-aligning local interconnects used in integrated circuits
US8225239B2 (en) 2006-03-09 2012-07-17 Tela Innovations, Inc. Methods for defining and utilizing sub-resolution features in linear topology
US8658542B2 (en) 2006-03-09 2014-02-25 Tela Innovations, Inc. Coarse grid design methods and structures
US8839175B2 (en) 2006-03-09 2014-09-16 Tela Innovations, Inc. Scalable meta-data objects
US8247846B2 (en) 2006-03-09 2012-08-21 Tela Innovations, Inc. Oversized contacts and vias in semiconductor chip defined by linearly constrained topology
US9009641B2 (en) 2006-03-09 2015-04-14 Tela Innovations, Inc. Circuits with linear finfet structures
US8245180B2 (en) 2006-03-09 2012-08-14 Tela Innovations, Inc. Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US7446352B2 (en) * 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US8541879B2 (en) 2007-12-13 2013-09-24 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US8653857B2 (en) 2006-03-09 2014-02-18 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
US7908578B2 (en) 2007-08-02 2011-03-15 Tela Innovations, Inc. Methods for designing semiconductor device with dynamic array section
US8286107B2 (en) 2007-02-20 2012-10-09 Tela Innovations, Inc. Methods and systems for process compensation technique acceleration
US8667443B2 (en) 2007-03-05 2014-03-04 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
US7898040B2 (en) * 2007-06-18 2011-03-01 Infineon Technologies Ag Dual gate FinFET
US8453094B2 (en) 2008-01-31 2013-05-28 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US7833889B2 (en) 2008-03-14 2010-11-16 Intel Corporation Apparatus and methods for improving multi-gate device performance
US7939443B2 (en) 2008-03-27 2011-05-10 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
JP4518180B2 (en) * 2008-04-16 2010-08-04 ソニー株式会社 Semiconductor device and manufacturing method thereof
SG10201608214SA (en) 2008-07-16 2016-11-29 Tela Innovations Inc Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US9122832B2 (en) 2008-08-01 2015-09-01 Tela Innovations, Inc. Methods for controlling microloading variation in semiconductor wafer layout and fabrication
US8661392B2 (en) 2009-10-13 2014-02-25 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the Same
US9029834B2 (en) * 2010-07-06 2015-05-12 International Business Machines Corporation Process for forming a surrounding gate for a nanowire using a sacrificial patternable dielectric
US9159627B2 (en) 2010-11-12 2015-10-13 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same
DE112011106052B4 (en) 2011-12-28 2021-10-28 Intel Corporation Integration of dielectric multigate transistors in a tri-gate process (FINFET)
WO2014065343A1 (en) * 2012-10-24 2014-05-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8766363B2 (en) 2012-11-07 2014-07-01 International Business Machines Corporation Method and structure for forming a localized SOI finFET
US8987823B2 (en) 2012-11-07 2015-03-24 International Business Machines Corporation Method and structure for forming a localized SOI finFET
US9087902B2 (en) 2013-02-27 2015-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. FinFETs with strained well regions
US9159824B2 (en) * 2013-02-27 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. FinFETs with strained well regions
US8969155B2 (en) 2013-05-10 2015-03-03 International Business Machines Corporation Fin structure with varying isolation thickness
US9236397B2 (en) 2014-02-04 2016-01-12 Globalfoundries Inc. FinFET device containing a composite spacer structure
US9608116B2 (en) * 2014-06-27 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. FINFETs with wrap-around silicide and method forming the same
US10020304B2 (en) * 2015-11-16 2018-07-10 Taiwan Semiconductor Manufacturing Co., Ltd. Fin field effect transistor, semiconductor device and fabricating method thereof
US10453754B1 (en) * 2018-06-28 2019-10-22 Globalfoundries Inc. Diffused contact extension dopants in a transistor device

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050019993A1 (en) * 2003-07-24 2005-01-27 Deok-Hyung Lee Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage
US6867460B1 (en) * 2003-11-05 2005-03-15 International Business Machines Corporation FinFET SRAM cell with chevron FinFET logic
US20050145941A1 (en) * 2004-01-07 2005-07-07 International Business Machines Corporation High performance strained silicon FinFETs device and method for forming same
US20060223302A1 (en) * 2005-03-31 2006-10-05 Chang Peter L Self-aligned contacts for transistors
US20060292781A1 (en) * 2005-06-23 2006-12-28 Samsung Electronics Co., Ltd. Finfets, nonvolatile memory devices including finfets, and methods of forming the same
US20070040221A1 (en) * 2005-08-19 2007-02-22 Harald Gossner Electrostatic discharge protection element
US20070045736A1 (en) * 2005-07-27 2007-03-01 Atsushi Yagishita FinFET and method for manufacturing the same
US20070054448A1 (en) * 2005-09-08 2007-03-08 Samsung Electronics Co., Ltd. Nonvolatile memory device having multi-bit storage and method of manufacturing the same
US20070076477A1 (en) * 2005-10-05 2007-04-05 Taiwan Semiconductor Manufacturing Company, Ltd. SONOS type two-bit FinFET flash memory cell
US20070108528A1 (en) * 2005-11-15 2007-05-17 International Business Machines Corporation Sram cell
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US7282766B2 (en) * 2005-01-17 2007-10-16 Fujitsu Limited Fin-type semiconductor device with low contact resistance
US20080067613A1 (en) * 2006-09-15 2008-03-20 Anderson Brent A Field effect transistor with raised source/drain fin straps
US20080251779A1 (en) * 2007-04-11 2008-10-16 Infineon Technologies Ag Apparatus of memory array using finfets
US20080308861A1 (en) * 2007-06-18 2008-12-18 Infineon Technologies Agam Campeon Dual gate finfet
US7510939B2 (en) * 2006-01-31 2009-03-31 International Business Machines Corporation Microelectronic structure by selective deposition

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050019993A1 (en) * 2003-07-24 2005-01-27 Deok-Hyung Lee Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage
US6867460B1 (en) * 2003-11-05 2005-03-15 International Business Machines Corporation FinFET SRAM cell with chevron FinFET logic
US20050145941A1 (en) * 2004-01-07 2005-07-07 International Business Machines Corporation High performance strained silicon FinFETs device and method for forming same
US7282766B2 (en) * 2005-01-17 2007-10-16 Fujitsu Limited Fin-type semiconductor device with low contact resistance
US20060223302A1 (en) * 2005-03-31 2006-10-05 Chang Peter L Self-aligned contacts for transistors
US20060292781A1 (en) * 2005-06-23 2006-12-28 Samsung Electronics Co., Ltd. Finfets, nonvolatile memory devices including finfets, and methods of forming the same
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US20070045736A1 (en) * 2005-07-27 2007-03-01 Atsushi Yagishita FinFET and method for manufacturing the same
US20070040221A1 (en) * 2005-08-19 2007-02-22 Harald Gossner Electrostatic discharge protection element
US20070054448A1 (en) * 2005-09-08 2007-03-08 Samsung Electronics Co., Ltd. Nonvolatile memory device having multi-bit storage and method of manufacturing the same
US20070076477A1 (en) * 2005-10-05 2007-04-05 Taiwan Semiconductor Manufacturing Company, Ltd. SONOS type two-bit FinFET flash memory cell
US20070108528A1 (en) * 2005-11-15 2007-05-17 International Business Machines Corporation Sram cell
US7510939B2 (en) * 2006-01-31 2009-03-31 International Business Machines Corporation Microelectronic structure by selective deposition
US20080067613A1 (en) * 2006-09-15 2008-03-20 Anderson Brent A Field effect transistor with raised source/drain fin straps
US20080251779A1 (en) * 2007-04-11 2008-10-16 Infineon Technologies Ag Apparatus of memory array using finfets
US20080308861A1 (en) * 2007-06-18 2008-12-18 Infineon Technologies Agam Campeon Dual gate finfet
US7898040B2 (en) * 2007-06-18 2011-03-01 Infineon Technologies Ag Dual gate FinFET

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110068399A1 (en) * 2009-09-21 2011-03-24 International Business Machines Corporation Integrated circuit device with series-connected field effect transistors and integrated voltage equalization and method of forming the device
US8232627B2 (en) * 2009-09-21 2012-07-31 International Business Machines Corporation Integrated circuit device with series-connected field effect transistors and integrated voltage equalization and method of forming the device
US8507333B2 (en) 2009-09-21 2013-08-13 International Business Machines Corporation Integrated circuit device with series-connected field effect transistors and integrated voltage equalization and method of forming the device
US20140183640A1 (en) * 2013-01-03 2014-07-03 International Business Machines Corporation Gateless finfet
US9023704B2 (en) * 2013-02-14 2015-05-05 Samsung Electronics Co., Ltd. Method for fabricating a semiconductor device
KR20140102503A (en) * 2013-02-14 2014-08-22 삼성전자주식회사 Method for fabricating semiconductor device
US20140227847A1 (en) * 2013-02-14 2014-08-14 Samsung Electronics Co., Ltd. Method for fabricating a semiconductor device
KR102003276B1 (en) * 2013-02-14 2019-07-24 삼성전자 주식회사 Method for fabricating semiconductor device
WO2015094648A1 (en) * 2013-12-16 2015-06-25 Intel Corporation Multi-threshold voltage devices and associated techniques and configurations
US9219155B2 (en) 2013-12-16 2015-12-22 Intel Corporation Multi-threshold voltage devices and associated techniques and configurations
US9761713B2 (en) 2013-12-16 2017-09-12 Intel Corporation Multi-threshold voltage devices and associated techniques and configurations
US10573747B2 (en) 2013-12-16 2020-02-25 Intel Corporation Multi-threshold voltage devices and associated techniques and configurations
US11437511B2 (en) 2013-12-16 2022-09-06 Sony Group Corporation Multi-threshold voltage devices and associated techniques and configurations

Also Published As

Publication number Publication date
US7898040B2 (en) 2011-03-01
US20080308861A1 (en) 2008-12-18
DE102008001531B4 (en) 2013-03-21
DE102008001531A1 (en) 2009-01-02

Similar Documents

Publication Publication Date Title
US7898040B2 (en) Dual gate FinFET
US7906802B2 (en) Semiconductor element and a method for producing the same
KR100585111B1 (en) Non-planar transistor having germanium channel region and method for forming the same
US8354695B2 (en) Tunnel field-effect transistor with narrow band-gap channel and strong gate coupling
US7714384B2 (en) Castellated gate MOSFET device capable of fully-depleted operation
US8759181B2 (en) Methods for reduced gate resistance FINFET
US10916648B2 (en) Integrated circuit device
US20070128820A1 (en) Apparatus and method of fabricating a MOSFET transistor having a self-aligned implant
US9484435B2 (en) MOS transistor with varying channel width
US8735254B2 (en) Manufacture method of a high voltage MOS semiconductor device
US8193592B2 (en) MOSFET with asymmetrical extension implant
EP1812964A1 (en) Transistor structure and method of manufacturing thereof
US20080258218A1 (en) Semiconductor device and method of manufacturing the same
US10262998B2 (en) Semiconductor device and method of manufacturing the same
Pavanello et al. Evaluation of triple-gate FinFETs with SiO2–HfO2–TiN gate stack under analog operation
Garg et al. Dual-channel junctionless FETs for improved analog/RF performance
Rösner et al. Nanoscale FinFETs for low power applications
Dehan et al. An asymmetric channel SOI nMOSFET for improving DC and microwave characteristics
Deshpande et al. DC and RF characterization of InGaAs replacement metal gate (RMG) nFETs on SiGe-OI FinFETs fabricated by 3D monolithic integration
O'Neill et al. Investigation of Si/SiGe-based FET geometries for high frequency performance by computer simulation
US8492796B2 (en) MuGFET switch
CN114899235B (en) High-integration-level nano-wall integrated circuit structure
US8334576B2 (en) High frequency MOS device and manufacturing process thereof
US11621349B2 (en) Nano-wall integrated circuit structure with high integrated density
KR102636054B1 (en) Active Inductor Device Consisting of Single MOSFET

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION