US20100127328A1 - Semiconductor-on-insulator (soi) devices using void spaces - Google Patents
Semiconductor-on-insulator (soi) devices using void spaces Download PDFInfo
- Publication number
- US20100127328A1 US20100127328A1 US12/696,125 US69612510A US2010127328A1 US 20100127328 A1 US20100127328 A1 US 20100127328A1 US 69612510 A US69612510 A US 69612510A US 2010127328 A1 US2010127328 A1 US 2010127328A1
- Authority
- US
- United States
- Prior art keywords
- layer
- active
- semiconductor
- substrate
- device isolation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000011800 void material Substances 0.000 title claims abstract description 44
- 239000012212 insulator Substances 0.000 title abstract description 8
- 239000004065 semiconductor Substances 0.000 claims abstract description 154
- 239000000758 substrate Substances 0.000 claims abstract description 153
- 238000002955 isolation Methods 0.000 claims description 73
- 230000003647 oxidation Effects 0.000 claims description 65
- 238000007254 oxidation reaction Methods 0.000 claims description 65
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 26
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 26
- 230000009977 dual effect Effects 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 510
- 238000000034 method Methods 0.000 description 60
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 32
- 229910052710 silicon Inorganic materials 0.000 description 32
- 239000010703 silicon Substances 0.000 description 32
- 239000000463 material Substances 0.000 description 7
- 238000005498 polishing Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 2
- 229910007264 Si2H6 Inorganic materials 0.000 description 2
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 229910003910 SiCl4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052986 germanium hydride Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000007669 thermal treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
Definitions
- the present invention relates to fabricating semiconductor devices and, more particularly, to methods for forming Semiconductor-on-Insulator (SOI) substrates and devices, and semiconductor devices fabricated thereby.
- SOI Semiconductor-on-Insulator
- SOI Semiconductor-on-Insulator
- a thin semiconductor layer is formed on a substrate, which may be a semiconductor substrate, with an intervening insulator layer therebetween.
- Microelectronic devices such as transistors are formed in the thin semiconductor layer, which may be referred to as an active semiconductor layer or an active layer.
- the active semiconductor layer comprises a thin monocrystalline silicon layer
- the insulating layer comprises a silicon oxide layer
- the substrate is a monocrystalline silicon substrate.
- other substrates, insulating layers and active semiconductor layers may be used.
- a base wafer W 1 and a bonding wafer W 2 are prepared.
- the base wafer W 1 includes a silicon substrate 10 and an oxidation layer 11 formed on the silicon substrate 10 .
- the bonding wafer W 2 includes a silicon substrate 20 , and an isolation layer 21 and a silicon layer 22 stacked on the silicon substrate 20 in sequence.
- the isolation layer 21 may be formed of various materials.
- the isolation layer 21 may be formed of a porous silicon layer or an ion-implanted silicon layer.
- thermal treatment is performed while the oxidation layer 11 of the base wafer W 1 and the silicon layer 22 of the bonding wafer W 2 are contacted to each other to thereby bond the base wafer W 1 and the bonding wafer W 2 .
- the silicon substrate 20 of the bonding wafer W 2 is isolated from the base wafer W 1 by removing the isolation layer 21 , and the surface of the silicon layer 22 is polished.
- an SOI substrate including the silicon substrate 10 , the oxidation layer 11 , and the silicon layer 22 is prepared.
- the silicon layer 22 acts as an active semiconductor layer where active elements such as MOS transistors are formed.
- the thickness of the silicon layer 22 affects the performance of the MOS transistors.
- the thickness of the silicon layer 22 may be reduced in order to potentially improve short channel effects of the MOS transistors.
- the silicon layer 22 is thermally oxidized to thereby form a thermal oxidation layer 13 on the surface of the silicon layer 22 .
- the thickness of the silicon layer 22 is reduced so that a silicon layer 22 a thinner than the silicon layer 22 can be obtained.
- the thermal oxidation layer 13 is removed to expose the silicon layer 22 a .
- the final thickness of the silicon layer 22 a may be determined by the thermal oxidation processing time or the number of the repeating thermal oxidation process.
- the above-mentioned conventional method for fabricating the SOI substrate adjusts the thickness of the silicon layer 22 by forming and removing the thermal oxidation layer on the surface of the silicon layer 22 , so that the thickness may be difficult to control, and in addition, the silicon layer may be largely consumed. Thus, the method may not be desirable for mass production because the manufacturing cost may increase.
- the silicon layer 22 in order to perform processes of reducing the isolation layer 21 and polishing the silicon layer 22 , the silicon layer 22 should be formed to have at least a minimum thickness.
- a wafer having a large diameter may have a large temperature difference according to the area of its surface, a high degree of bending, and/or a uniformity difference when polishing, oxidation and/or etching processes are performed, compared to a wafer having a small diameter.
- the thinner the silicon layer the greater the uniformity variation may become, so that the thickness difference over the wafer may be excessive.
- the thickness difference over the area of the wafer may still be present after the polishing and oxidation processes of the silicon layer 22 , so that it may become more difficult to obtain the thin and uniform silicon layer 22 a.
- Some embodiments of the present invention fabricate an SOI substrate by providing a substrate having a sacrificial layer thereon, an active semiconductor layer on the sacrificial layer remote from the substrate and a supporting layer that extends along at least two sides of the active semiconductor layer and the sacrificial layer and onto the substrate, and that exposes at least one side of the sacrificial layer. At least some of the sacrificial layer is etched through the at least one side thereof that is exposed by the supporting layer to form a void space between the substrate and the active semiconductor layer, such that the active semiconductor layer is supported in spaced-apart relation from the substrate by the supporting layer.
- the void space may be at least partially filled with an insulator lining.
- inventions of the present invention fabricate an SOI substrate by forming a stack pattern including a sacrificial layer and an active semiconductor layer, which can be epitaxially grown on a substrate such as a semiconductor substrate, in sequence.
- the sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer.
- a supporting pattern is formed on the semiconductor substrate to contact at least two sides of the stack pattern. At least one side of the active layer and the sacrificial layer of the stack pattern are exposed. The sacrificial layer is then selectively removed through the at least one side thereof that is exposed to form a void space between the substrate and the active semiconductor layer.
- Methods for fabricating an SOI substrate in accordance with other embodiments of the present invention comprise forming a supporting pattern on a substrate.
- a sacrificial layer and an active semiconductor layer are formed, which may be epitaxially grown on the exposed portion of the substrate such that at least two sides thereof are in contact with the supporting pattern and at least one side of the sacrificial layer and the active semiconductor layer are exposed.
- the sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer.
- the sacrificial layer and the active semiconductor layer that are not in contact with the supporting pattern are selectively removed to expose other sides of the sacrificial layer and the active semiconductor layer.
- the sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer.
- inventions of the present invention provide methods for fabricating semiconductor devices using an SOI substrate. These embodiments comprise epitaxially growing a sacrificial layer and an active semiconductor layer on a substrate in sequence.
- the sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer.
- the active semiconductor layer and the sacrificial layer are patterned to expose portions of the substrate in a device isolation region.
- a first device isolation layer is formed on the exposed substrate to contact at least two sides of the patterned sacrificial layer and active semiconductor layer. At least one of the sides of the sacrificial layer and the active semiconductor layer that are not covered with the first device isolation layer are exposed.
- the sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer.
- the first device isolation layer is used as a supporting layer of the active layer.
- a second device isolation layer is then formed to cover the exposed sides of the void space and the active semiconductor layer.
- a gate electrode is then formed on the active layer.
- Methods for fabricating a semiconductor device using an SOI substrate comprise forming an insulating layer or a device isolation region on a substrate that exposes a portion of the substrate.
- a sacrificial layer and an active semiconductor layer are formed on the exposed substrate in sequence after the insulating layer is formed.
- the sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer.
- the insulating layer is patterned to form a first device isolation layer, which covers at least two sides of the sacrificial layer and the active semiconductor layer and that exposes at least one side of the sacrificial layer and the active semiconductor layer.
- the sacrificial layer is selectively removed to form a void space between the semiconductor substrate and the active layer, and the first device isolation layer is used as a supporting layer of the active layer.
- a second device isolation layer is then formed to cover the at least one exposed side of the active semiconductor layer and void space.
- a gate electrode is then formed on the active layer.
- Methods for fabricating semiconductor devices in accordance with other embodiments of the present invention form a first device isolation layer that covers portions of a device isolation region on a substrate.
- a sacrificial layer and an active semiconductor layer, the sides of which are in contact with the first device isolation layer, are epitaxially grown on the exposed semiconductor substrate in sequence after the first device isolation layer is formed.
- the sacrificial layer is formed of a material having etch selectivity with respect to the semiconductor substrate and the active semiconductor layer.
- the active semiconductor layer and the sacrificial layer that are not in contact with the first device isolation layer are selectively etched to expose at least one other side of the sacrificial layer and the active layer.
- the sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer.
- the first device isolation layer is used as a supporting layer of the active layer.
- a second device isolation layer is then formed to cover the exposed sides of the active semiconductor layer and the void space.
- a gate electrode is then formed on the active layer.
- Embodiments of the present invention also can provide a semiconductor device formed on an SOI substrate.
- the semiconductor device comprises a semiconductor substrate, a device isolation layer on the semiconductor substrate, and an active semiconductor layer supported by the device isolation layer and spaced from the semiconductor substrate by a void space therebetween.
- the active layer may have a lattice constant close to that of the semiconductor substrate.
- the semiconductor device may further comprise a gate electrode formed on the active layer.
- the gate electrode may cover sides of the active layer.
- the gate electrode may cover the upper surface of the active layer.
- FIGS. 1A to 1F show cross-sectional views for explaining a method for fabricating an SOI substrate in accordance with the prior art.
- FIGS. 2A to 2F show perspective views for explaining methods for fabricating SOI substrates in accordance with embodiments of the present invention.
- FIGS. 3A to 3F show vertical cross-sectional views taken along line I of FIGS. 2A to 2F .
- FIGS. 4A to 4F show vertical cross-sectional views taken along line II of FIGS. 2A to 2F .
- FIG. 5 shows cross-sectional views for explaining a method for fabricating an SOI substrate in accordance with other embodiments of the present invention.
- FIGS. 6A to 6F show perspective views for explaining methods for fabricating SOI substrates in accordance with other embodiments of the present invention.
- FIGS. 7A to 7F show vertical cross-sectional views taken along line III of FIGS. 6A to 6F .
- FIGS. 8A to 8E show vertical cross-sectional views taken along line IV of FIGS. 6A , 6 C, 6 D, 6 E and 6 F, respectively.
- FIG. 9A shows a plan view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 9B and 9C show vertical cross-sectional views taken along lines V and VI of FIG. 9A , respectively.
- FIG. 10 shows a cross-sectional view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 11A to 11D show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 12A to 12E show vertical cross-sectional views taken along line VII of FIGS. 11A , 11 B, 11 B, 11 C, and 11 D, respectively.
- FIGS. 13A to 13E show vertical cross-sectional views taken along line VIII of FIGS. 11A , 11 B, 11 B, 11 C, and 11 D, respectively.
- FIGS. 14A and 14B show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 15A and 15B show vertical cross-sectional views taken along line VII of FIGS. 14A and 14B , respectively.
- FIGS. 16A and 16B show vertical cross-sectional views taken along line VIII of FIGS. 14A and 14B , respectively.
- first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another element as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompass both an orientation of “lower” and “upper,” depending on the particular orientation of the figure.
- Embodiments of the present invention are described herein with reference to cross-sectional and/or other views that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a grown or deposited region illustrated as a polygon will, typically, have rounded or curved features and/or a gradient of concentrations at its edges with another region rather than a discrete change from a first region to a second region of different composition. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
- FIGS. 2A to 2F show perspective views for explaining methods for fabricating an SOI substrate in accordance with embodiments of the present invention.
- FIGS. 3A to 3F show vertical cross-sectional views taken along line I of FIGS. 2A to 2F
- FIGS. 4A to 4F show vertical cross-sectional views taken along line II of FIGS. 2A to 2F .
- a sacrificial layer 110 and an active semiconductor layer, also referred to herein simply as an active layer, 120 are sequentially formed on a substrate 100 , which may be a semiconductor substrate such as a monocrystalline Si substrate.
- the sacrificial layer 110 and the active layer 120 are formed by an epitaxial growth method capable of adjusting their thickness.
- the sacrificial layer 110 is formed of a material layer having etch selectivity with respect to the active layer 120 and having a lattice constant close to that of the active layer 120 .
- the active layer 120 comprises an epitaxial Si layer
- the sacrificial layer 110 may comprise an epitaxial SiGe layer.
- the sacrificial layer 110 and the active layer 120 may be formed by various epitaxial growth methods. For example, a chemical vapor deposition (CVD) method or a Molecular Beam Epitaxy method may be employed. A furnace type device may be used as a deposition device for forming the sacrificial layer 110 .
- Silicon source gas such as SiH 4 , SiH 2 Cl 2 , SiCl 4 and/or Si 2 H 6 and/or germanium source gas such as GeH 4 may be used for growing the sacrificial layer 110 .
- the source gas such as SiH 4 , SiH 2 Cl 2 , SiCI 4 and/or Si 2 H 6 may be used for growing the active layer 120 .
- a silicon nitride layer 140 and a pad oxidation layer 130 are formed on the active layer 121 to cover an active region X.
- the active layer 120 and the sacrificial layer 110 are then patterned to form a patterned active layer 121 and a patterned sacrificial layer 111 .
- a stack pattern S is formed on the substrate 100 , wherein the stack pattern S comprises the silicon nitride layer 140 , the pad oxidation layer 130 , the active layer 121 and the sacrificial layer 111 .
- the substrate 100 of device isolation regions 11 and 12 surrounding the active region X is exposed.
- some portions of the substrate 100 may be etched.
- an insulating layer 150 is formed to act as a supporting layer on the substrate 100 of the device isolation regions 11 and 12 .
- the insulating layer 150 surrounds sides of the active layer 121 and the sacrificial layer 111 .
- the insulating layer 150 may be a single layer or a stacked layer comprising two or more kinds of insulating layers.
- the stacked layer may include an oxidation layer and a nitride layer.
- a chemical mechanical polishing or etchback process may be performed after performing thermal oxidation and oxidation layer deposition processes in sequence.
- the portions of the semiconductor substrate 100 may also be in contact with the insulating layer 150 .
- a mask 160 is formed to cover the insulating layer 150 of the device isolation region I 1 .
- the insulating layer 150 of the device isolation region I 2 is then etched to expose at least one side of the silicon nitride layer 140 , the pad oxidation layer 130 , the active layer 121 and the sacrificial layer 111 , which are disposed at a boundary between the active region X and the device isolation region I 2 .
- insulating layer patterns 151 and 152 obtained by patterning the insulating layer 150 , are formed in the device isolation regions 11 and 12 , respectively.
- the insulating layer pattern 151 may form a first device isolation layer.
- the insulating layer pattern 151 may have the same height as the silicon nitride layer 140 , and the insulating layer pattern 152 may have the same height as the substrate 100 . Moreover, the insulating layer pattern 152 should not be formed by completely removing the insulating layer 150 of the device isolation region I 2 .
- the sacrificial layer 111 is removed to form a void space A between the semiconductor substrate 100 and the active layer 121 .
- the void space A may act as an insulating layer.
- the insulating layer pattern 151 may act as a supporting layer for preventing collapse of the silicon nitride layer 140 , the pad oxidation 130 , and the active layer 121 when removing the sacrificial layer 111 .
- the sacrificial layer 111 may be removed by a wet etch or dry etch process.
- the sacrificial layer 111 may be etched under a condition having etch selectivity of 300 or more with respect to the semiconductor substrate 100 and the active layer 121 .
- the semiconductor substrate 100 , the active layer 121 and the sacrificial layer 111 are formed of silicon, an epitaxial SiGe layer and an epitaxial Si layer, respectively, in accordance with some embodiments of the present invention, a mixed solution of H 2 O, HNO 3 , HF, and CH 3 COOH may be used as an etchant to remove the sacrificial layer 111 .
- the mask 160 is removed, and an insulating layer 170 is formed on the insulating layer pattern 152 of the device isolation region I 2 , which becomes a second device isolation layer.
- the insulating layer 170 may be formed by the same method as the insulating layer 150 .
- the insulating layer 170 As the insulating layer 170 is formed, the sides of the silicon nitride layer 140 , the pad oxidation layer 130 , and the active layer 121 that have been exposed, are covered by the insulating layer 170 .
- the insulating layer 170 may also act as a supporting layer for preventing possible collapse of the active layer 121 .
- the active layer 121 defining the active region X is surrounded by the insulating layer 170 formed as the second device isolation layer, and the insulating layer pattern 151 formed as the first device isolation layer.
- the void space A may be at least partially filled with an insulating layer 171 formed between the semiconductor substrate 100 and the active layer 121 during a process of forming the insulating layer 170 .
- These insulating layers 170 and 171 may be a single layer or a stacked layer comprising two or more kinds of insulating layers.
- the stacked layer may include an oxide layer and a nitride layer.
- the insulating layer 171 may be formed so that the void space A remains and acts as an insulating layer.
- the void space A may not be completely filled with the insulating layer so that thermal oxidation layers are formed on an upper surface of the semiconductor substrate 100 and on the lower surface of the active layer 121 to thereby surround upper and lower portions of the void space A with the thermal oxidation layers.
- a method for leaving the void space A residual and a method for forming the thermal oxidation layers will be described.
- the silicon nitride layer 140 and the pad oxidation layer 130 are removed to expose the upper surface of the active layer 121 .
- an SOI substrate including the semiconductor substrate 100 , the insulating layer 171 , and the active layer 121 is completed.
- the process of patterning the sacrificial layer and the active layer may be omitted in the above-mentioned embodiments of the present invention.
- a conventional STI (shallow trench isolation) technique may be employed to form the insulating layer 150 on the substrate 100 of the device isolation regions I 1 and I 2 .
- the sacrificial layer 111 and the active layer 121 are then epitaxially grown in sequence on the exposed substrate 100 after forming the insulating layer 150 to thereby contact a side of the insulating layer 150 with the sides of the sacrificial layer 110 and the active layer 120 .
- the pad oxidation layer 130 and the silicon nitride layer 140 may be formed as a passivation layer on the active layer 120 . Processes as shown in FIGS. 2D to 2F are then performed.
- processes of bonding, isolating, polishing a wafer, and the like may be omitted. Therefore, the active layer may be grown with a minimum thickness and can be controlled from being consumed. In addition, it may not be necessary to form a thick active layer so that an active layer having a uniform thickness can be formed on a wafer of a large diameter.
- the thickness of the active layer may be reduced by repeatedly forming and removing a thermal oxidation layer.
- the thickness of the active layer may be reduced by performing an etching process.
- FIG. 5A an SOI substrate fabricated by one or more of the above-mentioned embodiments is prepared.
- FIG. 5A shows an SON (silicon-on-nothing) substrate having the void space A between the active layer 121 and the semiconductor substrate 100 , which is one type of SOI substrate.
- SON silicon-on-nothing
- a thermal oxidation layer 173 is formed on the active layer 121 . As the thermal oxidation layer 173 is formed, some surfaces of the active layer 121 are consumed to thereby obtain a thinner active layer 122 .
- the thermal oxidation layer 173 is removed to expose the active layer 122 .
- the insulating layer 170 may be removed up to a height of the active layer 122 .
- a desired thickness of the active layer 122 may be obtained by adjusting the number of times and/or the time for formation of the thermal oxidation layer 173 .
- FIGS. 6A to 6F show perspective views for explaining methods for fabricating SOI substrates in accordance with other embodiments of the present invention.
- FIGS. 7A to 7F show vertical cross-sectional views taken along line III of FIGS. 6A to 6F
- FIGS. 8A to 8E show vertical cross-sectional views taken along line IV of FIGS. 6A , 6 C, 6 D, 6 E and 6 F, respectively.
- a stack pattern S is formed on a substrate 200 such as a semiconductor substrate, wherein the stack pattern S comprises a silicon nitride layer 240 , a pad oxidation layer 230 , an active layer 220 and a sacrificial layer 210 .
- the stack pattern S covers the substrate 200 on an active region X and a device isolation region I 1 .
- a surface of the substrate 200 on a device isolation region I 2 is exposed.
- some portions of the substrate 200 may be etched.
- an insulating layer 250 is formed as a first device isolation layer on the substrate 200 of the device isolation region I 1 .
- a side of the stack pattern S formed on a boundary between the active region X and the device isolation region I 1 comes in contact with the insulating layer 250 .
- a mask 260 is formed to cover the active region X and the insulating layer 250 in contact with the active region X.
- the silicon nitride layer 240 , the pad oxidation layer 230 , the active layer 220 and the sacrificial layer 210 are then patterned.
- at least one side of the silicon nitride layer 240 , the pad oxidation layer 230 , the active layer 220 and the sacrificial layer 210 which have been disposed at a boundary between the active region X and the device isolation region I 2 , is exposed.
- some portions of the substrate 200 may be etched as shown in FIGS. 7C and 8B .
- the sacrificial layer 210 is removed to form a void space A between the substrate 200 and the active layer 220 .
- the insulating layer 250 acts as a supporting layer that can prevent collapse of the silicon nitride layer 240 , the pad oxidation layer 230 , and the active layer 220 .
- the mask 260 is removed and an insulating layer 270 is formed as a second device isolation layer on the substrate 200 on the device isolation region I 2 .
- an insulating layer 270 is formed as a second device isolation layer on the substrate 200 on the device isolation region I 2 .
- sides of the silicon nitride layer 240 , the pad oxidation layer 230 , the active layer 220 , and the void space A are covered with the insulating layer 270 .
- the active layer 220 forming the active region X is surrounded by the insulating layer 250 formed as the first device isolation layer, and the insulating layer 270 formed as the second device isolation layer.
- the insulating layer 270 should not be formed in the void space during the process of forming the insulating layer 270 .
- the insulating layer 270 may be formed by an evaporation method.
- the insulating layer 270 may be formed under a high vacuum condition of 10 ⁇ 6 Torr or less.
- a thermal oxidation layer 271 and a thermal oxidation layer 272 may be formed on an upper surface of the semiconductor substrate 200 and a lower surface of the active layer 220 , respectively after forming the void space A.
- the thermal oxidation layer 272 that provides an insulating layer, and the active layer 220 that provides an Si epitaxial layer, are stacked on the void space A so that an SOION (SOI-on-nothing) substrate may be obtained, which is one type of SOI substrate.
- the thermal oxidation layers 271 and 272 may act as a passivation layer for the active layer and the semiconductor substrate.
- the void space A between the substrate 200 and the active layer 220 may be completely filled with the insulating layer 270 during the process of forming the same.
- the silicon nitride layer 240 and the pad oxidation layer 230 are removed to expose the active layer 220 .
- the thickness of the active layer may be reduced by forming and removing the thermal oxidation layer on the active layer, and/or etching the active layer.
- the process of patterning the sacrificial layer and the active layer may be omitted in some embodiments of the present invention.
- an STI process may be performed to form the insulating layer 250 on the substrate 200 of the device isolation region I 1 .
- the sacrificial layer 210 and the active layer 220 are then epitaxially grown on the exposed substrate 200 to have some sides of the sacrificial layer 210 and active layer 220 contacting the insulating layer 250 .
- the pad oxidation layer 230 and the silicon nitride layer 240 may be formed as a passivation layer on the sacrificial layer 220 .
- processes as shown in FIGS. 6C to 6E may be performed.
- a process of forming a transistor may be performed after forming the SOI substrate in accordance with the above-mentioned embodiments of the present invention.
- FIG. 9A shows a plan view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 9B and 9C show vertical cross-sectional views taken along lines V and VI of FIG. 9A , respectively.
- an SOI substrate having a void space A between the substrate 200 and the active layer 220 is prepared.
- the void space A may be filled with an insulating layer.
- thermal oxidation layers may be formed on a lower surface of the active layer 220 and on an upper surface of the substrate 200 .
- a gate pattern G is then formed on the active layer 220 , wherein the gate pattern G includes a gate oxidation layer 281 , a polysilicon layer 282 , a silicide layer 283 and a mask insulating layer 284 , which are sequentially stacked.
- An insulating layer spacer 285 is then formed on a side of the gate pattern G.
- a process of forming source/drain is performed. As shown in FIG. 9B , an epitaxial layer may be grown on the active layer 121 to form an elevated source/drain 286 . Alternatively, the source/drain may be formed by implanting ions within the active layer 220 at both ends of the gate pattern G. Other conventional techniques may be used.
- the gate pattern G may be formed within the active layer.
- the SOI substrate having the void space A between the substrate 200 and the active layer 220 is prepared, and the active layer 220 is selectively etched to form a trench (t) within the active layer 220 .
- the gate oxidation layer 281 is then formed on the active layer 220 .
- the trench (t) is then filled with a conductive layer to form the gate pattern G.
- the source/drain 286 may be formed by implanting ions within the active layer 220 at both ends of the gate pattern G. Alternatively, the elevated source/drain may be formed as shown in FIG. 9B .
- the gate pattern G may be formed by the process of forming and polishing a conductive layer on the active layer 220 or by the patterning process.
- the gate pattern G may be formed of a single layer or stacked layers.
- a metal layer may be deposited and thermally treated on the polysilicon layer to form a self-aligned silicide layer.
- SOI substrates fabricated by embodiments of the present invention may be used for a process of fabricating fin FET transistors.
- FIGS. 11A to 11D show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 12A to 12E show vertical cross-sectional views taken along line VII of FIGS. 11A , 11 B, 11 B, 11 C, and 11 D, respectively.
- FIGS. 13A to 13E show vertical cross-sectional views taken along line VIII of FIGS. 11A , 11 B, 11 B, 11 C, and 11 D, respectively.
- At least one stack pattern S 1 including a sacrificial layer 310 , an active layer 320 , a pad oxidation layer 330 and a silicon nitride layer 340 is formed on a substrate 300 such as a semiconductor substrate.
- Trenches (t 1 , t 2 ) are formed on the substrate 300 as shown in FIGS. 11A and 12A while forming a plurality of the stack pattern S 1 .
- the trench t 1 is formed within the substrate 300 at both ends of the stack patterns S 1
- the trench t 2 is formed within the substrate 300 between the adjacent stack patterns S 1 .
- An insulating layer 350 is formed to fill the trench t 1 and extended from the trench t 1 to be in contact with all ends of the stack patterns S 1 .
- an insulating layer 351 is also formed to fill the trench t 2 and portions between the adjacent stack patterns S 1 .
- These insulating layers 350 and 351 may be formed of single layers, or a stack layer formed of at least two kinds of insulating layers.
- the insulating layers 350 and 351 may act as first and second device isolation layers, respectively.
- a mask 360 is formed to cover the insulating layer 350 .
- the insulating layer 351 is then removed at least up to a height where the stack pattern S 1 is exposed.
- the sacrificial layer 310 is removed.
- the insulating layer 350 acts as a supporting layer that can prevent collapse of the active layer 320 , the pad oxidation layer 330 , and the silicon nitride layer 340 .
- the sacrificial layer 310 is removed, some portions of the active layer 320 , the pad oxidation 330 , and the silicon nitride layer 340 remain to thereby form a stack pattern S 2 .
- An insulating layer 370 is then formed on the insulating layer 351 to fill a void space within the stack pattern S 2 .
- An insulating layer may also be formed between the substrate 300 and the active layer 320 to fill the void space during the process of forming the insulating layer 370 .
- oxidation layers may be formed on the upper surface of the substrate 300 and a lower surface of the active layer 320 during the process of forming the insulating layer 370 with the oxidation layer.
- the mask 360 is removed.
- the silicon nitride layer 340 and the pad oxidation layer 330 are then removed to expose an upper surface of the active layer 320 .
- a thermal oxidation process as shown in FIGS. 5A to 5C may be performed to form and remove a thermal oxidation layer (not shown) on the upper surface and side of the active layer 320 , so that the thickness and the width of the active layer 320 may be reduced.
- a gate oxidation layer 381 and a gate pattern G is formed to cover the upper surface and sides of the active layer 320 .
- a gate having a structure of triple fin FET is formed where a channel C 1 is formed on the upper surface and both sides of the active layer 320 .
- An insulating layer spacer 383 is then formed on both sides of the gate pattern G.
- Source/drain 321 are then formed by implanting ions within the active layer 320 at both ends of the gate pattern G.
- some portions of the silicon nitride layer and the pad oxidation layer may remain on a lower portion of the gate to thereby form a dual fin FET type gate.
- FIGS. 14A and 14B show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.
- FIGS. 15A and 15B show vertical cross-sectional views taken along line VII of FIGS. 14A and 14B , respectively, and
- FIGS. 16A and 16B show vertical cross-sectional views taken along line VIII of FIGS. 14A and 14B , respectively.
- a sacrificial layer (not shown) between the substrate 300 and the active layer 320 is removed to form a void space A in accordance with the above-mentioned embodiments of the present invention.
- a plurality of stack patterns S 2 are formed to include the stacked active layer 320 , and the pad oxidation layer 330 and the silicon nitride layer 340 on the active layer 320 .
- the insulating layer 370 fills between the stack patterns S 2 .
- the insulating layer 350 is in contact with the void space A and ends of the stack patterns S 2 .
- the insulating layer 370 is removed until sides of the active layer 320 are exposed.
- a conductive layer 382 for a gate electrode and a gate oxidation layer 381 are formed on the silicon nitride 340 , and a mask 400 is formed to define a gate pattern shape on the conductive layer 382 .
- the conductive layer 382 , the silicon nitride layer 340 and the pad oxidation layer 330 that are not covered with the mask 400 are etched to form a gate pattern G, a silicon nitride layer 341 and a pad oxidation layer pattern 331 , and the mask 400 is removed.
- a transistor having a dual fin FET structure is formed where a channel C 2 is formed on both sides of the active layer 320 .
- a semiconductor device in accordance with some embodiments of the present invention comprises a substrate 200 such as semiconductor substrate, an insulating layer 270 formed on the device isolation region of the substrate, and an active semiconductor layer 220 having a lattice constant close to that of the substrate 200 and being supported by the insulating layer 270 and spaced from the substrate 200 by a void space A therebetween.
- the semiconductor device may further comprise a gate pattern G stacked on the active semiconductor layer 220 .
- the gate pattern G may be formed of a gate oxidation layer 281 , a polysilicon layer 282 , a silicide layer 283 , and a mask insulating layer 284 , which are sequentially stacked on the active layer 220 .
- a semiconductor device in accordance with the present invention may further comprise a source/drain 286 formed on the active layer 220 .
- the gate pattern G may be formed within the active semiconductor layer 220 .
- the source/drain 286 may be formed within the active semiconductor layer 220 at both ends of the gate pattern G.
- a gate oxidation layer 381 and a gate pattern G of the semiconductor device in accordance with embodiments of the present invention may cover the side and the upper surface of the active semiconductor layer 320 .
- the upper surface of the active semiconductor layer 320 is covered by the insulating layer, i.e., a pad oxidation layer pattern 331 and a silicon nitride layer pattern 341 , and both sides of the active layer 320 may be in contact with a gate 380 .
- the sacrificial layer and the active semiconductor layer are epitaxially grown on a semiconductor substrate, and the sacrificial layer is selectively removed to thereby prepare an SOI substrate having the insulating layer between the semiconductor substrate and the active layer.
- the active layer is epitaxially grown to facilitate control of its thickness.
- the processes of bonding, isolating and polishing the active layer can be omitted, the active layer does not need to be thickly formed and may not be consumed, and a thick active semiconductor layer does not need to be formed on a wafer having a large diameter to thereby obtain the active layer having a uniform thickness. Therefore, it is possible not only to mass-produce the semiconductor device using the SOI substrate fabricated by embodiments of the present invention, but also to potentially decrease the manufacturing cost.
Abstract
An SOI substrate is fabricated by providing a substrate having a sacrificial layer thereon, an active semiconductor layer on the sacrificial layer remote from the substrate and a supporting layer that extends along at least two sides of the active semiconductor layer and the sacrificial layer and onto the substrate, and that exposes at least one side of the sacrificial layer. At least some of the sacrificial layer is etched through the at least one side thereof that is exposed by the supporting layer to form a void space between the substrate and the active semiconductor layer, such that the active semiconductor layer is supported in spaced-apart relation from the substrate by the supporting layer. The void space may be at least partially filled with an insulator lining.
Description
- This application is a continuation of U.S. patent application Ser. No. 11/774,240, filed Jul. 6, 2007, entitled Semiconductor-on-Insulator (SOI) Substrates and Semiconductor Devices Using Void Spaces, which itself is a divisional of U.S. patent application Ser. No. 10/972,972, filed Oct. 25, 2004, entitled Methods of Fabricating Semiconductor-on-Insulator (SOI) Substrates and Semiconductor Devices Using Sacrificial Layers and Void Spaces, and claims the benefit of priority Korea Patent Application No. 2003-85237 filed on Nov. 27, 2003, the disclosures of all of which are hereby incorporated herein by reference in their entirety as if set forth fully herein.
- The present invention relates to fabricating semiconductor devices and, more particularly, to methods for forming Semiconductor-on-Insulator (SOI) substrates and devices, and semiconductor devices fabricated thereby.
- As the integration density of integrated circuit semiconductor devices continues to increase, it may be increasingly difficult to isolate microelectronic devices such as transistors, from one another, when they are formed in bulk semiconductor substrates such as bulk silicon semiconductor substrates. Semiconductor-on-Insulator (SOI) technology has been proposed as an alternative to bulk semiconductor technology. In SOI technology a thin semiconductor layer is formed on a substrate, which may be a semiconductor substrate, with an intervening insulator layer therebetween. Microelectronic devices such as transistors are formed in the thin semiconductor layer, which may be referred to as an active semiconductor layer or an active layer. Often the active semiconductor layer comprises a thin monocrystalline silicon layer, the insulating layer comprises a silicon oxide layer, and the substrate is a monocrystalline silicon substrate. However, other substrates, insulating layers and active semiconductor layers may be used.
- Hereinafter, conventional methods for fabricating an SOI substrate will be described with reference to
FIGS. 1A to 1F . - Referring to
FIGS. 1A and 1B , a base wafer W1 and a bonding wafer W2 are prepared. The base wafer W1 includes asilicon substrate 10 and anoxidation layer 11 formed on thesilicon substrate 10. The bonding wafer W2 includes asilicon substrate 20, and anisolation layer 21 and asilicon layer 22 stacked on thesilicon substrate 20 in sequence. Theisolation layer 21 may be formed of various materials. For example, theisolation layer 21 may be formed of a porous silicon layer or an ion-implanted silicon layer. - Referring to
FIG. 1C , thermal treatment is performed while theoxidation layer 11 of the base wafer W1 and thesilicon layer 22 of the bonding wafer W2 are contacted to each other to thereby bond the base wafer W1 and the bonding wafer W2. - Referring to
FIG. 1D , thesilicon substrate 20 of the bonding wafer W2 is isolated from the base wafer W1 by removing theisolation layer 21, and the surface of thesilicon layer 22 is polished. - In accordance with the above-mentioned procedure, an SOI substrate including the
silicon substrate 10, theoxidation layer 11, and thesilicon layer 22, is prepared. Thesilicon layer 22 acts as an active semiconductor layer where active elements such as MOS transistors are formed. Thus, the thickness of thesilicon layer 22 affects the performance of the MOS transistors. For example, the thickness of thesilicon layer 22 may be reduced in order to potentially improve short channel effects of the MOS transistors. - Referring to
FIG. 1E , thesilicon layer 22 is thermally oxidized to thereby form athermal oxidation layer 13 on the surface of thesilicon layer 22. As a result, the thickness of thesilicon layer 22 is reduced so that asilicon layer 22 a thinner than thesilicon layer 22 can be obtained. - Referring to
FIG. 1F , thethermal oxidation layer 13 is removed to expose thesilicon layer 22 a. The final thickness of thesilicon layer 22 a may be determined by the thermal oxidation processing time or the number of the repeating thermal oxidation process. - The above-mentioned conventional method for fabricating the SOI substrate adjusts the thickness of the
silicon layer 22 by forming and removing the thermal oxidation layer on the surface of thesilicon layer 22, so that the thickness may be difficult to control, and in addition, the silicon layer may be largely consumed. Thus, the method may not be desirable for mass production because the manufacturing cost may increase. - Moreover, in the conventional method for fabricating the SOI substrate, in order to perform processes of reducing the
isolation layer 21 and polishing thesilicon layer 22, thesilicon layer 22 should be formed to have at least a minimum thickness. However, a wafer having a large diameter may have a large temperature difference according to the area of its surface, a high degree of bending, and/or a uniformity difference when polishing, oxidation and/or etching processes are performed, compared to a wafer having a small diameter. In particular, the thinner the silicon layer, the greater the uniformity variation may become, so that the thickness difference over the wafer may be excessive. The thickness difference over the area of the wafer may still be present after the polishing and oxidation processes of thesilicon layer 22, so that it may become more difficult to obtain the thin anduniform silicon layer 22 a. - Some embodiments of the present invention fabricate an SOI substrate by providing a substrate having a sacrificial layer thereon, an active semiconductor layer on the sacrificial layer remote from the substrate and a supporting layer that extends along at least two sides of the active semiconductor layer and the sacrificial layer and onto the substrate, and that exposes at least one side of the sacrificial layer. At least some of the sacrificial layer is etched through the at least one side thereof that is exposed by the supporting layer to form a void space between the substrate and the active semiconductor layer, such that the active semiconductor layer is supported in spaced-apart relation from the substrate by the supporting layer. In some embodiments, the void space may be at least partially filled with an insulator lining.
- Other embodiments of the present invention fabricate an SOI substrate by forming a stack pattern including a sacrificial layer and an active semiconductor layer, which can be epitaxially grown on a substrate such as a semiconductor substrate, in sequence. The sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer. A supporting pattern is formed on the semiconductor substrate to contact at least two sides of the stack pattern. At least one side of the active layer and the sacrificial layer of the stack pattern are exposed. The sacrificial layer is then selectively removed through the at least one side thereof that is exposed to form a void space between the substrate and the active semiconductor layer.
- Methods for fabricating an SOI substrate in accordance with other embodiments of the present invention comprise forming a supporting pattern on a substrate. A sacrificial layer and an active semiconductor layer are formed, which may be epitaxially grown on the exposed portion of the substrate such that at least two sides thereof are in contact with the supporting pattern and at least one side of the sacrificial layer and the active semiconductor layer are exposed. The sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer. The sacrificial layer and the active semiconductor layer that are not in contact with the supporting pattern are selectively removed to expose other sides of the sacrificial layer and the active semiconductor layer. The sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer.
- Other embodiments of the present invention provide methods for fabricating semiconductor devices using an SOI substrate. These embodiments comprise epitaxially growing a sacrificial layer and an active semiconductor layer on a substrate in sequence. The sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer. The active semiconductor layer and the sacrificial layer are patterned to expose portions of the substrate in a device isolation region. A first device isolation layer is formed on the exposed substrate to contact at least two sides of the patterned sacrificial layer and active semiconductor layer. At least one of the sides of the sacrificial layer and the active semiconductor layer that are not covered with the first device isolation layer are exposed. The sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer. In this case, the first device isolation layer is used as a supporting layer of the active layer. A second device isolation layer is then formed to cover the exposed sides of the void space and the active semiconductor layer. A gate electrode is then formed on the active layer.
- Methods for fabricating a semiconductor device using an SOI substrate in accordance with embodiments of the present invention comprise forming an insulating layer or a device isolation region on a substrate that exposes a portion of the substrate. A sacrificial layer and an active semiconductor layer, of which at least two sides are in contact with the insulating layer, are formed on the exposed substrate in sequence after the insulating layer is formed. The sacrificial layer is formed of a material having etch selectivity with respect to the substrate and the active semiconductor layer. The insulating layer is patterned to form a first device isolation layer, which covers at least two sides of the sacrificial layer and the active semiconductor layer and that exposes at least one side of the sacrificial layer and the active semiconductor layer. The sacrificial layer is selectively removed to form a void space between the semiconductor substrate and the active layer, and the first device isolation layer is used as a supporting layer of the active layer. A second device isolation layer is then formed to cover the at least one exposed side of the active semiconductor layer and void space. A gate electrode is then formed on the active layer.
- Methods for fabricating semiconductor devices in accordance with other embodiments of the present invention form a first device isolation layer that covers portions of a device isolation region on a substrate. A sacrificial layer and an active semiconductor layer, the sides of which are in contact with the first device isolation layer, are epitaxially grown on the exposed semiconductor substrate in sequence after the first device isolation layer is formed. The sacrificial layer is formed of a material having etch selectivity with respect to the semiconductor substrate and the active semiconductor layer. The active semiconductor layer and the sacrificial layer that are not in contact with the first device isolation layer are selectively etched to expose at least one other side of the sacrificial layer and the active layer. The sacrificial layer is selectively removed to form a void space between the substrate and the active semiconductor layer. In this case, the first device isolation layer is used as a supporting layer of the active layer. A second device isolation layer is then formed to cover the exposed sides of the active semiconductor layer and the void space. A gate electrode is then formed on the active layer.
- Embodiments of the present invention also can provide a semiconductor device formed on an SOI substrate. The semiconductor device comprises a semiconductor substrate, a device isolation layer on the semiconductor substrate, and an active semiconductor layer supported by the device isolation layer and spaced from the semiconductor substrate by a void space therebetween. The active layer may have a lattice constant close to that of the semiconductor substrate.
- The semiconductor device may further comprise a gate electrode formed on the active layer. The gate electrode may cover sides of the active layer. In addition, the gate electrode may cover the upper surface of the active layer.
-
FIGS. 1A to 1F show cross-sectional views for explaining a method for fabricating an SOI substrate in accordance with the prior art. -
FIGS. 2A to 2F show perspective views for explaining methods for fabricating SOI substrates in accordance with embodiments of the present invention. -
FIGS. 3A to 3F show vertical cross-sectional views taken along line I ofFIGS. 2A to 2F . -
FIGS. 4A to 4F show vertical cross-sectional views taken along line II ofFIGS. 2A to 2F . -
FIG. 5 shows cross-sectional views for explaining a method for fabricating an SOI substrate in accordance with other embodiments of the present invention. -
FIGS. 6A to 6F show perspective views for explaining methods for fabricating SOI substrates in accordance with other embodiments of the present invention. -
FIGS. 7A to 7F show vertical cross-sectional views taken along line III ofFIGS. 6A to 6F . -
FIGS. 8A to 8E show vertical cross-sectional views taken along line IV ofFIGS. 6A , 6C, 6D, 6E and 6F, respectively. -
FIG. 9A shows a plan view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention. -
FIGS. 9B and 9C show vertical cross-sectional views taken along lines V and VI ofFIG. 9A , respectively. -
FIG. 10 shows a cross-sectional view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention. -
FIGS. 11A to 11D show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention. -
FIGS. 12A to 12E show vertical cross-sectional views taken along line VII ofFIGS. 11A , 11B, 11B, 11C, and 11D, respectively. -
FIGS. 13A to 13E show vertical cross-sectional views taken along line VIII ofFIGS. 11A , 11B, 11B, 11C, and 11D, respectively. -
FIGS. 14A and 14B show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention. -
FIGS. 15A and 15B show vertical cross-sectional views taken along line VII ofFIGS. 14A and 14B , respectively. -
FIGS. 16A and 16B show vertical cross-sectional views taken along line VIII ofFIGS. 14A and 14B , respectively. - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. It will be understood that when an element or layer is referred to as being “on” another element or layer, it can be directly on the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another element as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompass both an orientation of “lower” and “upper,” depending on the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
- Embodiments of the present invention are described herein with reference to cross-sectional and/or other views that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a grown or deposited region illustrated as a polygon will, typically, have rounded or curved features and/or a gradient of concentrations at its edges with another region rather than a discrete change from a first region to a second region of different composition. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
-
FIGS. 2A to 2F show perspective views for explaining methods for fabricating an SOI substrate in accordance with embodiments of the present invention. In addition,FIGS. 3A to 3F show vertical cross-sectional views taken along line I ofFIGS. 2A to 2F , andFIGS. 4A to 4F show vertical cross-sectional views taken along line II ofFIGS. 2A to 2F . - Referring to
FIGS. 2A , 3A, and 4A, asacrificial layer 110 and an active semiconductor layer, also referred to herein simply as an active layer, 120, are sequentially formed on asubstrate 100, which may be a semiconductor substrate such as a monocrystalline Si substrate. In some embodiments thesacrificial layer 110 and theactive layer 120 are formed by an epitaxial growth method capable of adjusting their thickness. In some embodiments, thesacrificial layer 110 is formed of a material layer having etch selectivity with respect to theactive layer 120 and having a lattice constant close to that of theactive layer 120. For example, when theactive layer 120 comprises an epitaxial Si layer, thesacrificial layer 110 may comprise an epitaxial SiGe layer. - The
sacrificial layer 110 and theactive layer 120 may be formed by various epitaxial growth methods. For example, a chemical vapor deposition (CVD) method or a Molecular Beam Epitaxy method may be employed. A furnace type device may be used as a deposition device for forming thesacrificial layer 110. - Silicon source gas such as SiH4, SiH2Cl2, SiCl4 and/or Si2H6 and/or germanium source gas such as GeH4 may be used for growing the
sacrificial layer 110. The source gas such as SiH4, SiH2Cl2, SiCI4 and/or Si2H6 may be used for growing theactive layer 120. - Referring to
FIGS. 2B , 3B, and 4B, asilicon nitride layer 140 and apad oxidation layer 130 are formed on theactive layer 121 to cover an active region X. Theactive layer 120 and thesacrificial layer 110 are then patterned to form a patternedactive layer 121 and a patternedsacrificial layer 111. A stack pattern S is formed on thesubstrate 100, wherein the stack pattern S comprises thesilicon nitride layer 140, thepad oxidation layer 130, theactive layer 121 and thesacrificial layer 111. As the stack pattern S is formed, thesubstrate 100 ofdevice isolation regions active layer 121 and thesacrificial layer 111, some portions of thesubstrate 100 may be etched. - Referring to
FIGS. 2C , 3C, and 4C, an insulatinglayer 150 is formed to act as a supporting layer on thesubstrate 100 of thedevice isolation regions layer 150 surrounds sides of theactive layer 121 and thesacrificial layer 111. The insulatinglayer 150 may be a single layer or a stacked layer comprising two or more kinds of insulating layers. The stacked layer may include an oxidation layer and a nitride layer. Furthermore, when the insulatinglayer 150 is formed of the oxidation layer, a chemical mechanical polishing or etchback process may be performed after performing thermal oxidation and oxidation layer deposition processes in sequence. - Moreover, when some portions of the
substrate 100 are etched after forming theactive layer 121 and thesacrificial layer 111 in accordance with the above-mentioned process, the portions of thesemiconductor substrate 100 may also be in contact with the insulatinglayer 150. - Referring to
FIGS. 2D , 3D, and 4D, amask 160 is formed to cover the insulatinglayer 150 of the device isolation region I1. The insulatinglayer 150 of the device isolation region I2 is then etched to expose at least one side of thesilicon nitride layer 140, thepad oxidation layer 130, theactive layer 121 and thesacrificial layer 111, which are disposed at a boundary between the active region X and the device isolation region I2. Thus, insulatinglayer patterns layer 150, are formed in thedevice isolation regions layer pattern 151 may form a first device isolation layer. - The insulating
layer pattern 151 may have the same height as thesilicon nitride layer 140, and the insulatinglayer pattern 152 may have the same height as thesubstrate 100. Moreover, the insulatinglayer pattern 152 should not be formed by completely removing the insulatinglayer 150 of the device isolation region I2. - Next, the
sacrificial layer 111 is removed to form a void space A between thesemiconductor substrate 100 and theactive layer 121. The void space A may act as an insulating layer. The insulatinglayer pattern 151 may act as a supporting layer for preventing collapse of thesilicon nitride layer 140, thepad oxidation 130, and theactive layer 121 when removing thesacrificial layer 111. - The
sacrificial layer 111 may be removed by a wet etch or dry etch process. Thesacrificial layer 111 may be etched under a condition having etch selectivity of 300 or more with respect to thesemiconductor substrate 100 and theactive layer 121. When thesemiconductor substrate 100, theactive layer 121 and thesacrificial layer 111 are formed of silicon, an epitaxial SiGe layer and an epitaxial Si layer, respectively, in accordance with some embodiments of the present invention, a mixed solution of H2O, HNO3, HF, and CH3COOH may be used as an etchant to remove thesacrificial layer 111. - Referring to
FIGS. 2E , 3E, and 4E, themask 160 is removed, and an insulatinglayer 170 is formed on the insulatinglayer pattern 152 of the device isolation region I2, which becomes a second device isolation layer. The insulatinglayer 170 may be formed by the same method as the insulatinglayer 150. As the insulatinglayer 170 is formed, the sides of thesilicon nitride layer 140, thepad oxidation layer 130, and theactive layer 121 that have been exposed, are covered by the insulatinglayer 170. The insulatinglayer 170 may also act as a supporting layer for preventing possible collapse of theactive layer 121. Thus, theactive layer 121 defining the active region X is surrounded by the insulatinglayer 170 formed as the second device isolation layer, and the insulatinglayer pattern 151 formed as the first device isolation layer. - In addition, as shown in
FIGS. 3E and 4E , the void space A may be at least partially filled with an insulatinglayer 171 formed between thesemiconductor substrate 100 and theactive layer 121 during a process of forming the insulatinglayer 170. These insulatinglayers layer 171 is formed of an oxide layer, a lower surface of theactive layer 121 and some portions of thesemiconductor substrate 100 may be consumed to thereby reduce the thickness of theactive layer 121 and thesubstrate 100. - Moreover, the insulating
layer 171 may be formed so that the void space A remains and acts as an insulating layer. Alternatively, the void space A may not be completely filled with the insulating layer so that thermal oxidation layers are formed on an upper surface of thesemiconductor substrate 100 and on the lower surface of theactive layer 121 to thereby surround upper and lower portions of the void space A with the thermal oxidation layers. In other embodiments of the present invention to be described later, a method for leaving the void space A residual and a method for forming the thermal oxidation layers will be described. - Referring to
FIGS. 2F , 3F, and 4F, thesilicon nitride layer 140 and thepad oxidation layer 130 are removed to expose the upper surface of theactive layer 121. Thus, an SOI substrate including thesemiconductor substrate 100, the insulatinglayer 171, and theactive layer 121 is completed. The process of patterning the sacrificial layer and the active layer may be omitted in the above-mentioned embodiments of the present invention. In other words, in order to obtain the structure shown inFIGS. 2C , 3C, and 4C, a conventional STI (shallow trench isolation) technique may be employed to form the insulatinglayer 150 on thesubstrate 100 of the device isolation regions I1 and I2. Thesacrificial layer 111 and theactive layer 121 are then epitaxially grown in sequence on the exposedsubstrate 100 after forming the insulatinglayer 150 to thereby contact a side of the insulatinglayer 150 with the sides of thesacrificial layer 110 and theactive layer 120. Next, thepad oxidation layer 130 and thesilicon nitride layer 140 may be formed as a passivation layer on theactive layer 120. Processes as shown inFIGS. 2D to 2F are then performed. - In accordance with the above-mentioned embodiments of the present invention, processes of bonding, isolating, polishing a wafer, and the like may be omitted. Therefore, the active layer may be grown with a minimum thickness and can be controlled from being consumed. In addition, it may not be necessary to form a thick active layer so that an active layer having a uniform thickness can be formed on a wafer of a large diameter.
- Moreover, when the active layer is formed to have a thickness that exceeds a desired thickness, the thickness of the active layer may be reduced by repeatedly forming and removing a thermal oxidation layer. Alternatively, the thickness of the active layer may be reduced by performing an etching process.
- Hereinafter, methods for reducing the thickness of the active layer using processes of forming and removing a thermal oxidation layer will be described with reference to
FIGS. 5A to 5C . - Referring to
FIG. 5A , an SOI substrate fabricated by one or more of the above-mentioned embodiments is prepared. In particular,FIG. 5A shows an SON (silicon-on-nothing) substrate having the void space A between theactive layer 121 and thesemiconductor substrate 100, which is one type of SOI substrate. - Referring to
FIG. 5B , athermal oxidation layer 173 is formed on theactive layer 121. As thethermal oxidation layer 173 is formed, some surfaces of theactive layer 121 are consumed to thereby obtain a thinneractive layer 122. - Referring to
FIG. 5C , thethermal oxidation layer 173 is removed to expose theactive layer 122. In this case, the insulatinglayer 170 may be removed up to a height of theactive layer 122. - In the above process, a desired thickness of the
active layer 122 may be obtained by adjusting the number of times and/or the time for formation of thethermal oxidation layer 173. -
FIGS. 6A to 6F show perspective views for explaining methods for fabricating SOI substrates in accordance with other embodiments of the present invention. In addition,FIGS. 7A to 7F show vertical cross-sectional views taken along line III ofFIGS. 6A to 6F , andFIGS. 8A to 8E show vertical cross-sectional views taken along line IV ofFIGS. 6A , 6C, 6D, 6E and 6F, respectively. - Referring to
FIGS. 6A , 7A, and 8A, a stack pattern S is formed on asubstrate 200 such as a semiconductor substrate, wherein the stack pattern S comprises asilicon nitride layer 240, apad oxidation layer 230, anactive layer 220 and asacrificial layer 210. The stack pattern S covers thesubstrate 200 on an active region X and a device isolation region I1. As the stack pattern S is formed, a surface of thesubstrate 200 on a device isolation region I2 is exposed. Moreover, after forming the stack pattern S, some portions of thesubstrate 200 may be etched. - Referring to
FIGS. 6B and 7B , an insulatinglayer 250 is formed as a first device isolation layer on thesubstrate 200 of the device isolation region I1. Thus, a side of the stack pattern S formed on a boundary between the active region X and the device isolation region I1, comes in contact with the insulatinglayer 250. - Referring to
FIGS. 6C , 7C, and 8B, amask 260 is formed to cover the active region X and the insulatinglayer 250 in contact with the active region X. Thesilicon nitride layer 240, thepad oxidation layer 230, theactive layer 220 and thesacrificial layer 210 are then patterned. Thus, at least one side of thesilicon nitride layer 240, thepad oxidation layer 230, theactive layer 220 and thesacrificial layer 210, which have been disposed at a boundary between the active region X and the device isolation region I2, is exposed. Moreover, while patterning theactive layer 220 and thesacrificial layer 210, some portions of thesubstrate 200 may be etched as shown inFIGS. 7C and 8B . - Referring to
FIGS. 6D , 7D, and 8C, thesacrificial layer 210 is removed to form a void space A between thesubstrate 200 and theactive layer 220. In this case, the insulatinglayer 250 acts as a supporting layer that can prevent collapse of thesilicon nitride layer 240, thepad oxidation layer 230, and theactive layer 220. - Referring to
FIGS. 6E , 7E, and 8D, themask 260 is removed and an insulatinglayer 270 is formed as a second device isolation layer on thesubstrate 200 on the device isolation region I2. Thus, sides of thesilicon nitride layer 240, thepad oxidation layer 230, theactive layer 220, and the void space A are covered with the insulatinglayer 270. Moreover, theactive layer 220 forming the active region X is surrounded by the insulatinglayer 250 formed as the first device isolation layer, and the insulatinglayer 270 formed as the second device isolation layer. To leave the void space A residual, the insulatinglayer 270 should not be formed in the void space during the process of forming the insulatinglayer 270. Thus, the insulatinglayer 270 may be formed by an evaporation method. In addition, in order to enhance directionality of a deposition source, the insulatinglayer 270 may be formed under a high vacuum condition of 10−6 Torr or less. - In the meantime, a
thermal oxidation layer 271 and athermal oxidation layer 272 may be formed on an upper surface of thesemiconductor substrate 200 and a lower surface of theactive layer 220, respectively after forming the void space A. Thus, thethermal oxidation layer 272 that provides an insulating layer, and theactive layer 220 that provides an Si epitaxial layer, are stacked on the void space A so that an SOION (SOI-on-nothing) substrate may be obtained, which is one type of SOI substrate. The thermal oxidation layers 271 and 272 may act as a passivation layer for the active layer and the semiconductor substrate. - In addition, in accordance with above-mentioned embodiments of the present invention, the void space A between the
substrate 200 and theactive layer 220 may be completely filled with the insulatinglayer 270 during the process of forming the same. - Referring to
FIGS. 6F , 7F, and 8E, thesilicon nitride layer 240 and thepad oxidation layer 230 are removed to expose theactive layer 220. - The thickness of the active layer may be reduced by forming and removing the thermal oxidation layer on the active layer, and/or etching the active layer.
- Moreover, the process of patterning the sacrificial layer and the active layer may be omitted in some embodiments of the present invention. In other words, to obtain the structure as shown in
FIGS. 6B , 7B, and 8A, an STI process may be performed to form the insulatinglayer 250 on thesubstrate 200 of the device isolation region I1. Thesacrificial layer 210 and theactive layer 220 are then epitaxially grown on the exposedsubstrate 200 to have some sides of thesacrificial layer 210 andactive layer 220 contacting the insulatinglayer 250. Next, thepad oxidation layer 230 and thesilicon nitride layer 240 may be formed as a passivation layer on thesacrificial layer 220. Then, processes as shown inFIGS. 6C to 6E may be performed. - A process of forming a transistor may be performed after forming the SOI substrate in accordance with the above-mentioned embodiments of the present invention.
-
FIG. 9A shows a plan view for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention. In addition,FIGS. 9B and 9C show vertical cross-sectional views taken along lines V and VI ofFIG. 9A , respectively. - Referring to
FIGS. 9A to 9C , as shown inFIGS. 6F , 7F, and 8E of the above-mentioned embodiments, an SOI substrate having a void space A between thesubstrate 200 and theactive layer 220 is prepared. The void space A may be filled with an insulating layer. Alternatively, thermal oxidation layers may be formed on a lower surface of theactive layer 220 and on an upper surface of thesubstrate 200. A gate pattern G is then formed on theactive layer 220, wherein the gate pattern G includes agate oxidation layer 281, apolysilicon layer 282, asilicide layer 283 and amask insulating layer 284, which are sequentially stacked. An insulatinglayer spacer 285 is then formed on a side of the gate pattern G. A process of forming source/drain is performed. As shown inFIG. 9B , an epitaxial layer may be grown on theactive layer 121 to form an elevated source/drain 286. Alternatively, the source/drain may be formed by implanting ions within theactive layer 220 at both ends of the gate pattern G. Other conventional techniques may be used. - The gate pattern G may be formed within the active layer. Referring to
FIG. 10 , the SOI substrate having the void space A between thesubstrate 200 and theactive layer 220 is prepared, and theactive layer 220 is selectively etched to form a trench (t) within theactive layer 220. Thegate oxidation layer 281 is then formed on theactive layer 220. The trench (t) is then filled with a conductive layer to form the gate pattern G. The source/drain 286 may be formed by implanting ions within theactive layer 220 at both ends of the gate pattern G. Alternatively, the elevated source/drain may be formed as shown inFIG. 9B . - The gate pattern G may be formed by the process of forming and polishing a conductive layer on the
active layer 220 or by the patterning process. The gate pattern G may be formed of a single layer or stacked layers. When the gate pattern G is formed of a polysilicon layer, a metal layer may be deposited and thermally treated on the polysilicon layer to form a self-aligned silicide layer. - SOI substrates fabricated by embodiments of the present invention may be used for a process of fabricating fin FET transistors.
-
FIGS. 11A to 11D show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.FIGS. 12A to 12E show vertical cross-sectional views taken along line VII ofFIGS. 11A , 11B, 11B, 11C, and 11D, respectively.FIGS. 13A to 13E show vertical cross-sectional views taken along line VIII ofFIGS. 11A , 11B, 11B, 11C, and 11D, respectively. - Referring to
FIGS. 11A , 12A, and 13A, at least one stack pattern S1 including asacrificial layer 310, anactive layer 320, apad oxidation layer 330 and asilicon nitride layer 340 is formed on asubstrate 300 such as a semiconductor substrate. Trenches (t1, t2) are formed on thesubstrate 300 as shown inFIGS. 11A and 12A while forming a plurality of the stack pattern S1. The trench t1 is formed within thesubstrate 300 at both ends of the stack patterns S1, and the trench t2 is formed within thesubstrate 300 between the adjacent stack patterns S1. - An insulating
layer 350 is formed to fill the trench t1 and extended from the trench t1 to be in contact with all ends of the stack patterns S1. At the same time, an insulatinglayer 351 is also formed to fill the trench t2 and portions between the adjacent stack patterns S1. These insulatinglayers layers - Referring to
FIGS. 11B , 12B, and 13B, amask 360 is formed to cover the insulatinglayer 350. The insulatinglayer 351 is then removed at least up to a height where the stack pattern S1 is exposed. - Referring to
FIGS. 12C and 13C , thesacrificial layer 310 is removed. In this case, the insulatinglayer 350 acts as a supporting layer that can prevent collapse of theactive layer 320, thepad oxidation layer 330, and thesilicon nitride layer 340. As thesacrificial layer 310 is removed, some portions of theactive layer 320, thepad oxidation 330, and thesilicon nitride layer 340 remain to thereby form a stack pattern S2. - An insulating
layer 370 is then formed on the insulatinglayer 351 to fill a void space within the stack pattern S2. An insulating layer may also be formed between thesubstrate 300 and theactive layer 320 to fill the void space during the process of forming the insulatinglayer 370. Alternatively, oxidation layers may be formed on the upper surface of thesubstrate 300 and a lower surface of theactive layer 320 during the process of forming the insulatinglayer 370 with the oxidation layer. - Referring to
FIGS. 11C , 12D, and 13D, after removing the insulatinglayer 370 until a side of theactive layer 320 is exposed, themask 360 is removed. Thesilicon nitride layer 340 and thepad oxidation layer 330 are then removed to expose an upper surface of theactive layer 320. - Moreover, a thermal oxidation process as shown in
FIGS. 5A to 5C may be performed to form and remove a thermal oxidation layer (not shown) on the upper surface and side of theactive layer 320, so that the thickness and the width of theactive layer 320 may be reduced. - Referring to
FIGS. 11D , 12E, and 13E, agate oxidation layer 381 and a gate pattern G is formed to cover the upper surface and sides of theactive layer 320. Thus, a gate having a structure of triple fin FET is formed where a channel C1 is formed on the upper surface and both sides of theactive layer 320. An insulatinglayer spacer 383 is then formed on both sides of the gate pattern G. Source/drain 321 are then formed by implanting ions within theactive layer 320 at both ends of the gate pattern G. - Alternatively, during the process of forming the triple fin FET type gate, some portions of the silicon nitride layer and the pad oxidation layer may remain on a lower portion of the gate to thereby form a dual fin FET type gate.
-
FIGS. 14A and 14B show plan views for explaining methods for fabricating semiconductor devices in accordance with other embodiments of the present invention.FIGS. 15A and 15B show vertical cross-sectional views taken along line VII ofFIGS. 14A and 14B , respectively, andFIGS. 16A and 16B show vertical cross-sectional views taken along line VIII ofFIGS. 14A and 14B , respectively. - First, as shown in
FIGS. 12C and 13C , a sacrificial layer (not shown) between thesubstrate 300 and theactive layer 320 is removed to form a void space A in accordance with the above-mentioned embodiments of the present invention. As this void space A is formed, a plurality of stack patterns S2 are formed to include the stackedactive layer 320, and thepad oxidation layer 330 and thesilicon nitride layer 340 on theactive layer 320. The insulatinglayer 370 fills between the stack patterns S2. The insulatinglayer 350 is in contact with the void space A and ends of the stack patterns S2. - Referring to
FIGS. 14A , 15A, and 16A, the insulatinglayer 370 is removed until sides of theactive layer 320 are exposed. Aconductive layer 382 for a gate electrode and agate oxidation layer 381 are formed on thesilicon nitride 340, and amask 400 is formed to define a gate pattern shape on theconductive layer 382. - Referring to
FIGS. 14B , 15B, and 16B, theconductive layer 382, thesilicon nitride layer 340 and thepad oxidation layer 330 that are not covered with themask 400, are etched to form a gate pattern G, asilicon nitride layer 341 and a padoxidation layer pattern 331, and themask 400 is removed. Thus, a transistor having a dual fin FET structure is formed where a channel C2 is formed on both sides of theactive layer 320. - Hereinafter, structural characteristics of semiconductor devices in accordance with embodiments of the present invention will be described.
- Referring to
FIG. 9B , a semiconductor device in accordance with some embodiments of the present invention comprises asubstrate 200 such as semiconductor substrate, an insulatinglayer 270 formed on the device isolation region of the substrate, and anactive semiconductor layer 220 having a lattice constant close to that of thesubstrate 200 and being supported by the insulatinglayer 270 and spaced from thesubstrate 200 by a void space A therebetween. In addition, the semiconductor device may further comprise a gate pattern G stacked on theactive semiconductor layer 220. The gate pattern G may be formed of agate oxidation layer 281, apolysilicon layer 282, asilicide layer 283, and amask insulating layer 284, which are sequentially stacked on theactive layer 220. In addition, a semiconductor device in accordance with the present invention may further comprise a source/drain 286 formed on theactive layer 220. - Referring to
FIG. 10 , the gate pattern G may be formed within theactive semiconductor layer 220. In addition, the source/drain 286 may be formed within theactive semiconductor layer 220 at both ends of the gate pattern G. - Referring to
FIG. 13E , agate oxidation layer 381 and a gate pattern G of the semiconductor device in accordance with embodiments of the present invention may cover the side and the upper surface of theactive semiconductor layer 320. - Referring to
FIG. 16B , the upper surface of theactive semiconductor layer 320 is covered by the insulating layer, i.e., a padoxidation layer pattern 331 and a siliconnitride layer pattern 341, and both sides of theactive layer 320 may be in contact with a gate 380. - In accordance with some embodiments of the present invention, the sacrificial layer and the active semiconductor layer are epitaxially grown on a semiconductor substrate, and the sacrificial layer is selectively removed to thereby prepare an SOI substrate having the insulating layer between the semiconductor substrate and the active layer. In some embodiments, the active layer is epitaxially grown to facilitate control of its thickness. In addition, since the processes of bonding, isolating and polishing the active layer can be omitted, the active layer does not need to be thickly formed and may not be consumed, and a thick active semiconductor layer does not need to be formed on a wafer having a large diameter to thereby obtain the active layer having a uniform thickness. Therefore, it is possible not only to mass-produce the semiconductor device using the SOI substrate fabricated by embodiments of the present invention, but also to potentially decrease the manufacturing cost.
- In the drawings and specification, there have been disclosed embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Claims (20)
1. A semiconductor device, comprising:
a semiconductor substrate;
a first device isolation layer extending straight in a first direction on the semiconductor substrate;
a second device isolation layer extending straight in a second direction perpendicular to the first direction on the semiconductor substrate;
an active semiconductor layer spaced apart from the semiconductor substrate and extending upward a thickness from the semiconductor substrate in fin-type;
a void space defined by the first device isolation layer and the second device isolation layer in a substantially horizontal direction and defined by the semiconductor substrate and the active semiconductor layer in a substantially vertical direction;
a gate electrode extending in a second direction on the first device isolation and the active semiconductor layer, and in contact with the upper surface and both sides of the active semiconductor layer;
a channel at least on both sides of the active semiconductor layer; and
a source/drain within the active semiconductor layer at both sides of the gate electrode.
2. The semiconductor device as claimed in claim 1 , further comprising:
an insulating layer on a surface of the semiconductor substrate facing the active semiconductor layer and on a surface of the active semiconductor layer facing the semiconductor substrate.
3. The semiconductor device as claimed in claim 1 , further comprising:
a gate oxidation layer between the active semiconductor layer and the gate electrode to cover the upper surface and both sides of the active semiconductor layer.
4. The semiconductor device as claimed in claim 1 , wherein the first device isolation layer comprises a number of isolation layers for defining the source/drain, and the second device isolation layer comprises a pair of supporting layers for preventing collapse of the active semiconductor layer.
5. The semiconductor device as claimed in claim 1 , wherein the active semiconductor is rectangular shaped and a vertical thickness is less than a horizontal width.
6. The semiconductor device as claimed in claim 1 , wherein the first device isolation layer is in contact with the gate electrode.
7. The semiconductor device as claimed in claim 1 , wherein an upper level of the first device isolation layer is the same upper level of the void space.
8. The semiconductor device as claimed in claim 1 , wherein the gate electrode having a structure of a triple fin FET is provided where the channel is provided on the upper surface and both sides of the active semiconductor layer.
9. The semiconductor device as claimed in claim 1 , further comprising:
a pad oxidation layer and a silicon nitride layer on the upper surface of the active semiconductor layer.
10. The semiconductor device as claimed in claim 9 , wherein the gate electrode having a structure of a dual fin FET structure is provided where the channel is provided on both sides of the active layer.
11. A semiconductor device, comprising:
a substrate;
a first device isolation layer extending in a first direction on the substrate;
a second device isolation layer extending in a second direction on the substrate;
an active layer spaced apart from the substrate and extending upward a thickness from the substrate in fin-type;
a void space defined by the first device isolation layer and the second device isolation layer in a substantially horizontal direction and defined by the substrate and the active layer in a substantially vertical direction;
a gate electrode extending in a second direction on the first device isolation and the active layer;
a channel at least on both sides of the active layer; and
a source/drain within the active layer at both sides of the gate electrode.
12. The semiconductor device as claimed in claim 11 , wherein the substrate is a Si substrate, and the active layer is a Si epitaxial layer.
13. The semiconductor device as claimed in claim 11 , wherein the second direction is substantially perpendicular to the first direction.
14. The semiconductor device as claimed in claim 11 , further comprising:
an insulating layer on a surface of the semiconductor substrate facing the active semiconductor layer and on a surface of the active semiconductor layer facing the semiconductor substrate.
15. The semiconductor device as claimed in claim 11 , further comprising:
a gate oxidation layer between the active semiconductor layer and the gate electrode to cover the upper surface and both sides of the active semiconductor layer.
16. The semiconductor device as claimed in claim 11 , wherein the first device isolation layer comprises a number of isolation layers for defining the source/drain, and the second device isolation layer comprises a pair of supporting layers for preventing collapse of the active semiconductor layer.
17. The semiconductor device as claimed in claim 16 , wherein each of the first and second device isolation layers is bar shaped.
18. The semiconductor device as claimed in claim 17 , wherein the first device isolation layers have both ends coupled to one side of the second device isolation layers.
19. The semiconductor device as claimed in claim 11 , wherein the gate electrode is in contact with the upper surface, and both sides of the active layer and the channel is on the upper surface and both sides of the active semiconductor layer.
20. The semiconductor device as claimed in claim 11 , wherein the first device isolation layer is in contact with the gate electrode, and an upper level of the first device isolation layer is the same upper level of the void space.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/696,125 US20100127328A1 (en) | 2003-11-27 | 2010-01-29 | Semiconductor-on-insulator (soi) devices using void spaces |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030085237A KR100605497B1 (en) | 2003-11-27 | 2003-11-27 | Methods of forming SOI substrates, methods of fabricating semiconductor devices using the same, and semiconductor devices fabricated using the same |
KR2003-0085237 | 2003-11-27 | ||
US10/972,972 US7265031B2 (en) | 2003-11-27 | 2004-10-25 | Methods of fabricating semiconductor-on-insulator (SOI) substrates and semiconductor devices using sacrificial layers and void spaces |
US11/774,240 US20070257312A1 (en) | 2003-11-27 | 2007-07-06 | Semiconductor-on-insulator (soi) substrates and semiconductor devices using void spaces |
US12/696,125 US20100127328A1 (en) | 2003-11-27 | 2010-01-29 | Semiconductor-on-insulator (soi) devices using void spaces |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/774,240 Continuation US20070257312A1 (en) | 2003-11-27 | 2007-07-06 | Semiconductor-on-insulator (soi) substrates and semiconductor devices using void spaces |
US12/887,916 Continuation US8850970B2 (en) | 2010-09-22 | 2010-09-22 | Engineered woody biomass baling system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/195,374 Continuation-In-Part US8430025B2 (en) | 2009-04-24 | 2011-08-01 | Engineered tall grass biomass baling system |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100127328A1 true US20100127328A1 (en) | 2010-05-27 |
Family
ID=34617320
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/972,972 Active 2025-06-09 US7265031B2 (en) | 2003-11-27 | 2004-10-25 | Methods of fabricating semiconductor-on-insulator (SOI) substrates and semiconductor devices using sacrificial layers and void spaces |
US11/774,240 Abandoned US20070257312A1 (en) | 2003-11-27 | 2007-07-06 | Semiconductor-on-insulator (soi) substrates and semiconductor devices using void spaces |
US12/696,125 Abandoned US20100127328A1 (en) | 2003-11-27 | 2010-01-29 | Semiconductor-on-insulator (soi) devices using void spaces |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/972,972 Active 2025-06-09 US7265031B2 (en) | 2003-11-27 | 2004-10-25 | Methods of fabricating semiconductor-on-insulator (SOI) substrates and semiconductor devices using sacrificial layers and void spaces |
US11/774,240 Abandoned US20070257312A1 (en) | 2003-11-27 | 2007-07-06 | Semiconductor-on-insulator (soi) substrates and semiconductor devices using void spaces |
Country Status (2)
Country | Link |
---|---|
US (3) | US7265031B2 (en) |
KR (1) | KR100605497B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120122284A1 (en) * | 2010-11-11 | 2012-05-17 | Sang-Jin Kim | Method of manufacturing a semiconductor device |
US20140210010A1 (en) * | 2013-01-30 | 2014-07-31 | International Business Machines Corporation | Method to form finfet/trigate devices on bulk semiconductor wafers |
US20140264591A1 (en) * | 2013-03-12 | 2014-09-18 | International Business Machines Corporation | Method and structure for dielectric isolation in a fin field effect transistor |
CN108198782A (en) * | 2018-02-06 | 2018-06-22 | 中国科学院微电子研究所 | A kind of manufacturing method of semiconductor devices |
US10734273B2 (en) | 2018-01-22 | 2020-08-04 | Samsung Electronics Co., Ltd. | Semiconductor device including isolation layers and method of manufacturing the same |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1244142A1 (en) * | 2001-03-23 | 2002-09-25 | Universite Catholique De Louvain | Fabrication method of SOI semiconductor devices |
US7256077B2 (en) * | 2004-05-21 | 2007-08-14 | Freescale Semiconductor, Inc. | Method for removing a semiconductor layer |
US20060291674A1 (en) * | 2005-06-14 | 2006-12-28 | Merry Electronics Co. Ltd. | Method of making silicon-based miniaturized microphones |
KR100649874B1 (en) * | 2005-12-29 | 2006-11-27 | 동부일렉트로닉스 주식회사 | Method for fabricating transistor by using soi wafer |
KR100712543B1 (en) * | 2005-12-31 | 2007-04-30 | 삼성전자주식회사 | Semiconductor device having a plurality of channels method of fabrication the same |
FR2897471A1 (en) * | 2006-02-10 | 2007-08-17 | St Microelectronics Sa | FORMING A SEPARATE MONOCRYSTALLINE SEMICONDUCTOR LAYER PORTION OF A SUBSTRATE |
FR2899017A1 (en) * | 2006-03-21 | 2007-09-28 | St Microelectronics Sa | METHOD FOR MAKING A CHANNEL TRANSISTOR COMPRISING GERMANIUM |
KR100739658B1 (en) * | 2006-07-03 | 2007-07-13 | 삼성전자주식회사 | Method for manufacturing semiconductor device |
US7560344B2 (en) * | 2006-11-15 | 2009-07-14 | Samsung Electronics Co., Ltd. | Semiconductor device having a pair of fins and method of manufacturing the same |
US9006077B2 (en) * | 2013-08-21 | 2015-04-14 | GlobalFoundries, Inc. | Gate length independent silicon-on-nothing (SON) scheme for bulk FinFETs |
US9129863B2 (en) | 2014-02-11 | 2015-09-08 | International Business Machines Corporation | Method to form dual channel group III-V and Si/Ge FINFET CMOS |
US9123585B1 (en) * | 2014-02-11 | 2015-09-01 | International Business Machines Corporation | Method to form group III-V and Si/Ge FINFET on insulator |
US9385218B1 (en) | 2015-04-23 | 2016-07-05 | International Business Machines Corporation | Method and structure for forming dielectric isolated FinFET with improved source/drain epitaxy |
US11094578B2 (en) * | 2019-05-22 | 2021-08-17 | Nanya Technology Corporation | Semiconductor structure and method for manufacturing the same |
CN111952241A (en) * | 2020-08-21 | 2020-11-17 | 中国科学院上海微系统与信息技术研究所 | Semiconductor substrate with auxiliary support structure and preparation method thereof |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5057450A (en) * | 1991-04-01 | 1991-10-15 | International Business Machines Corporation | Method for fabricating silicon-on-insulator structures |
US5227658A (en) * | 1991-10-23 | 1993-07-13 | International Business Machines Corporation | Buried air dielectric isolation of silicon islands |
US5306659A (en) * | 1993-03-29 | 1994-04-26 | International Business Machines Corporation | Reach-through isolation etching method for silicon-on-insulator devices |
US5963817A (en) * | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US5972758A (en) * | 1997-12-04 | 1999-10-26 | Intel Corporation | Pedestal isolated junction structure and method of manufacture |
US6271143B1 (en) * | 1999-05-06 | 2001-08-07 | Motorola, Inc. | Method for preventing trench fill erosion |
US6448115B1 (en) * | 1999-10-12 | 2002-09-10 | Samsung Electronics Co., Ltd. | Semiconductor device having quasi-SOI structure and manufacturing method thereof |
US6461903B2 (en) * | 2000-06-28 | 2002-10-08 | Hynix Semiconductor Inc. | Method for fabricating a part depletion type SOI device preventing a floating body effect |
US6670212B2 (en) * | 1998-09-12 | 2003-12-30 | Qinetiq Limited | Micro-machining |
US6800910B2 (en) * | 2002-09-30 | 2004-10-05 | Advanced Micro Devices, Inc. | FinFET device incorporating strained silicon in the channel region |
US6876053B1 (en) * | 1999-08-13 | 2005-04-05 | Intel Corporation | Isolation structure configurations for modifying stresses in semiconductor devices |
US6878978B2 (en) * | 2003-02-21 | 2005-04-12 | International Business Machines Corporation | CMOS performance enhancement using localized voids and extended defects |
US6909151B2 (en) * | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US6946314B2 (en) * | 2001-01-02 | 2005-09-20 | The Charles Stark Draper Laboratory, Inc. | Method for microfabricating structures using silicon-on-insulator material |
US6960781B2 (en) * | 2003-03-07 | 2005-11-01 | Amberwave Systems Corporation | Shallow trench isolation process |
US7045468B2 (en) * | 1999-04-09 | 2006-05-16 | Intel Corporation | Isolated junction structure and method of manufacture |
US7052948B2 (en) * | 2001-06-28 | 2006-05-30 | Siltronic Ag | Film or layer made of semi-conductive material and method for producing said film or layer |
US7190007B2 (en) * | 2004-08-05 | 2007-03-13 | International Business Machines Corporation | Isolated fully depleted silicon-on-insulator regions by selective etch |
US20070246752A1 (en) * | 2006-04-21 | 2007-10-25 | Kangguo Cheng | Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate |
US20080029829A1 (en) * | 2006-08-07 | 2008-02-07 | International Business Machines Corporation | Void formation for semiconductor junction capacitance reduction |
US20080128811A1 (en) * | 2005-01-28 | 2008-06-05 | Toshiharu Furukawa | Semiconductor devices with buried isolation regions |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100353468B1 (en) | 2000-12-26 | 2002-09-19 | Hynix Semiconductor Inc | Method for manufacturing semiconductor device |
KR100374227B1 (en) | 2000-12-26 | 2003-03-04 | 주식회사 하이닉스반도체 | Manufacturing method for semiconductor device |
-
2003
- 2003-11-27 KR KR1020030085237A patent/KR100605497B1/en active IP Right Grant
-
2004
- 2004-10-25 US US10/972,972 patent/US7265031B2/en active Active
-
2007
- 2007-07-06 US US11/774,240 patent/US20070257312A1/en not_active Abandoned
-
2010
- 2010-01-29 US US12/696,125 patent/US20100127328A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5057450A (en) * | 1991-04-01 | 1991-10-15 | International Business Machines Corporation | Method for fabricating silicon-on-insulator structures |
US5227658A (en) * | 1991-10-23 | 1993-07-13 | International Business Machines Corporation | Buried air dielectric isolation of silicon islands |
US5306659A (en) * | 1993-03-29 | 1994-04-26 | International Business Machines Corporation | Reach-through isolation etching method for silicon-on-insulator devices |
US5391911A (en) * | 1993-03-29 | 1995-02-21 | International Business Machines Corporation | Reach-through isolation silicon-on-insulator device |
US5963817A (en) * | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
US5972758A (en) * | 1997-12-04 | 1999-10-26 | Intel Corporation | Pedestal isolated junction structure and method of manufacture |
US6670212B2 (en) * | 1998-09-12 | 2003-12-30 | Qinetiq Limited | Micro-machining |
US7045468B2 (en) * | 1999-04-09 | 2006-05-16 | Intel Corporation | Isolated junction structure and method of manufacture |
US6271143B1 (en) * | 1999-05-06 | 2001-08-07 | Motorola, Inc. | Method for preventing trench fill erosion |
US6876053B1 (en) * | 1999-08-13 | 2005-04-05 | Intel Corporation | Isolation structure configurations for modifying stresses in semiconductor devices |
US6448115B1 (en) * | 1999-10-12 | 2002-09-10 | Samsung Electronics Co., Ltd. | Semiconductor device having quasi-SOI structure and manufacturing method thereof |
US6657258B2 (en) * | 1999-10-12 | 2003-12-02 | Samsung Electronics Co., Ltd. | Semiconductor device having quasi-SOI structure |
US6461903B2 (en) * | 2000-06-28 | 2002-10-08 | Hynix Semiconductor Inc. | Method for fabricating a part depletion type SOI device preventing a floating body effect |
US6946314B2 (en) * | 2001-01-02 | 2005-09-20 | The Charles Stark Draper Laboratory, Inc. | Method for microfabricating structures using silicon-on-insulator material |
US7052948B2 (en) * | 2001-06-28 | 2006-05-30 | Siltronic Ag | Film or layer made of semi-conductive material and method for producing said film or layer |
US6800910B2 (en) * | 2002-09-30 | 2004-10-05 | Advanced Micro Devices, Inc. | FinFET device incorporating strained silicon in the channel region |
US6878978B2 (en) * | 2003-02-21 | 2005-04-12 | International Business Machines Corporation | CMOS performance enhancement using localized voids and extended defects |
US6960781B2 (en) * | 2003-03-07 | 2005-11-01 | Amberwave Systems Corporation | Shallow trench isolation process |
US6909151B2 (en) * | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US7190007B2 (en) * | 2004-08-05 | 2007-03-13 | International Business Machines Corporation | Isolated fully depleted silicon-on-insulator regions by selective etch |
US20080128811A1 (en) * | 2005-01-28 | 2008-06-05 | Toshiharu Furukawa | Semiconductor devices with buried isolation regions |
US20070246752A1 (en) * | 2006-04-21 | 2007-10-25 | Kangguo Cheng | Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate |
US20080029829A1 (en) * | 2006-08-07 | 2008-02-07 | International Business Machines Corporation | Void formation for semiconductor junction capacitance reduction |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120122284A1 (en) * | 2010-11-11 | 2012-05-17 | Sang-Jin Kim | Method of manufacturing a semiconductor device |
US8563383B2 (en) * | 2010-11-11 | 2013-10-22 | Samsung Electronics Co., Ltd. | Method of manufacturing a semiconductor device |
US20140210010A1 (en) * | 2013-01-30 | 2014-07-31 | International Business Machines Corporation | Method to form finfet/trigate devices on bulk semiconductor wafers |
US8866204B2 (en) * | 2013-01-30 | 2014-10-21 | Stmicroelectronics, Inc. | Method to form finFET/trigate devices on bulk semiconductor wafers |
US8999815B2 (en) | 2013-01-30 | 2015-04-07 | Stmicroelectronics, Inc. | Method to form finFET/trigate devices on bulk semiconductor wafers |
US20140264591A1 (en) * | 2013-03-12 | 2014-09-18 | International Business Machines Corporation | Method and structure for dielectric isolation in a fin field effect transistor |
US9034715B2 (en) * | 2013-03-12 | 2015-05-19 | International Business Machines Corporation | Method and structure for dielectric isolation in a fin field effect transistor |
US10734273B2 (en) | 2018-01-22 | 2020-08-04 | Samsung Electronics Co., Ltd. | Semiconductor device including isolation layers and method of manufacturing the same |
US11101166B2 (en) | 2018-01-22 | 2021-08-24 | Samsung Electronics Co., Ltd. | Semiconductor device including isolation layers and method of manufacturing the same |
US11557504B2 (en) | 2018-01-22 | 2023-01-17 | Samsung Electronics Co., Ltd. | Semiconductor device including isolation layers and method of manufacturing the same |
CN108198782A (en) * | 2018-02-06 | 2018-06-22 | 中国科学院微电子研究所 | A kind of manufacturing method of semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
KR20050051448A (en) | 2005-06-01 |
US7265031B2 (en) | 2007-09-04 |
US20070257312A1 (en) | 2007-11-08 |
KR100605497B1 (en) | 2006-07-28 |
US20050118783A1 (en) | 2005-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100127328A1 (en) | Semiconductor-on-insulator (soi) devices using void spaces | |
US7326634B2 (en) | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication | |
US5545586A (en) | Method of making a transistor having easily controllable impurity profile | |
US5504018A (en) | Process of fabricating bipolar transistor having epitaxially grown base layer without deterioration of transistor characteristics | |
KR100594327B1 (en) | Semiconductor device comprising nanowire having rounded section and method for manufacturing the same | |
EP1469525B1 (en) | MOSFET with Schottky source and drain contacts and method of manufacturing the same | |
US8263444B2 (en) | Methods of forming semiconductor-on-insulating (SOI) field effect transistors with body contacts | |
US7625806B2 (en) | Method of fabricating a non-floating body device with enhanced performance | |
US8236662B2 (en) | Bipolar transistor with raised extrinsic self-aligned base using selective epitaxial growth for BiCMOS integration | |
US5963822A (en) | Method of forming selective epitaxial film | |
US7091072B2 (en) | Semiconductor device and method for manufacturing the same | |
US6326272B1 (en) | Method for forming self-aligned elevated transistor | |
US7391077B2 (en) | Vertical type semiconductor device | |
US7187022B2 (en) | Semiconductor device having a multi-bridge-channel and method for fabricating the same | |
EP1602126A1 (en) | A method of forming an element of a microelectronic circuit | |
KR20070063432A (en) | Method for manufacturing semiconductor substrate and method for manufacturing semiconductor device | |
US6744080B2 (en) | Method of manufacturing a bipolar transistor of double-polysilicon, heterojunction-base type and corresponding transistor | |
US7098095B1 (en) | Method of forming a MOS transistor with a layer of silicon germanium carbon | |
KR20050087541A (en) | Fin type field effect transistor and method of manufacturing the same | |
CN114267638B (en) | Fin and preparation method of fin field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |