US20090170339A1 - Reducing the creation of charge traps at gate dielectrics in mos transistors by performing a hydrogen treatment - Google Patents
Reducing the creation of charge traps at gate dielectrics in mos transistors by performing a hydrogen treatment Download PDFInfo
- Publication number
- US20090170339A1 US20090170339A1 US12/125,490 US12549008A US2009170339A1 US 20090170339 A1 US20090170339 A1 US 20090170339A1 US 12549008 A US12549008 A US 12549008A US 2009170339 A1 US2009170339 A1 US 2009170339A1
- Authority
- US
- United States
- Prior art keywords
- forming
- silicon
- hydrogen
- gate dielectric
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000003989 dielectric material Substances 0.000 title claims abstract description 73
- 239000001257 hydrogen Substances 0.000 title claims abstract description 50
- 229910052739 hydrogen Inorganic materials 0.000 title claims abstract description 50
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 title claims abstract description 49
- 238000011282 treatment Methods 0.000 title description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 58
- 239000010703 silicon Substances 0.000 claims abstract description 58
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 56
- 239000000463 material Substances 0.000 claims abstract description 51
- 238000010438 heat treatment Methods 0.000 claims abstract description 29
- 239000004065 semiconductor Substances 0.000 claims description 80
- 238000000034 method Methods 0.000 claims description 79
- 238000004519 manufacturing process Methods 0.000 claims description 38
- 238000009413 insulation Methods 0.000 claims description 25
- 239000000758 substrate Substances 0.000 claims description 15
- 238000002955 isolation Methods 0.000 claims description 10
- 230000005669 field effect Effects 0.000 claims description 9
- 239000002019 doping agent Substances 0.000 claims description 8
- 238000000059 patterning Methods 0.000 claims description 4
- 125000004435 hydrogen atom Chemical group [H]* 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 abstract description 12
- 230000000694 effects Effects 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 70
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 34
- 230000008569 process Effects 0.000 description 24
- 239000000377 silicon dioxide Substances 0.000 description 17
- 235000012239 silicon dioxide Nutrition 0.000 description 17
- 230000001965 increasing effect Effects 0.000 description 10
- 238000002513 implantation Methods 0.000 description 8
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 6
- 230000000875 corresponding effect Effects 0.000 description 6
- 238000000151 deposition Methods 0.000 description 6
- 230000035882 stress Effects 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 239000002178 crystalline material Substances 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 230000002708 enhancing effect Effects 0.000 description 3
- 229910052757 nitrogen Inorganic materials 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical group [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000003746 surface roughness Effects 0.000 description 2
- 238000004381 surface treatment Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 239000012876 carrier material Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present disclosure relates to sophisticated integrated circuits, such as CPUs including scaled transistor elements, and, more particularly, to performance-reducing charge trap creation at the interface between the gate dielectric material and the channel region.
- MOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency.
- a field effect transistor typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions.
- the conductivity of the channel region i.e., the drive current capability of the conductive channel
- a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer.
- the conductivity of the channel region upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends on the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length.
- the conductivity of the channel region substantially affects the performance of MOS transistors.
- the scaling of the channel length, and associated therewith the reduction of channel resistivity and increase of gate resistivity is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- silicon will likely remain the material of choice for future circuit generations designed for mass products.
- One reason for the dominant importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other.
- the silicon/silicon dioxide interface is stable at high temperatures and, thus, allows the performance of subsequent high temperature processes as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- silicon dioxide is preferably used as a gate insulation layer in field effect transistors that separates the gate electrode, frequently comprised of polysilicon or other metal-containing materials, from the silicon channel region.
- the length of the channel region has continuously been decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained. It turns out that decreasing the channel length requires an increased capacitive coupling to avoid the so-called short channel behavior during transistor operation.
- the short channel behavior may lead to an increased leakage current and to a dependence of the threshold voltage on the channel length.
- Aggressively scaled transistor devices with a relatively low supply voltage and thus reduced threshold voltage may suffer from an exponential increase of the leakage current while also requiring enhanced capacitive coupling of the gate electrode to the channel region.
- the thickness of the silicon dioxide layer has to be correspondingly decreased to provide the required capacitance between the gate and the channel region. For example, a channel length of approximately 0.08 ⁇ m may require a gate dielectric made of silicon dioxide as thin as approximately 1.2 nm.
- the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may represent limitations for performance-driven circuits. That is, product reliability and lifetime are strongly correlated with short channel effects, i.e., impact ionization and hot carrier injection (HCI), in combination with gate dielectric leakage.
- HCI hot carrier injection
- CMOS devices A further long-known effect may increasingly play an important role for CMOS devices, as threshold voltages and supply voltages are steadily reduced. It has been observed in the 60s that application of a negative voltage possibly in combination with thermal stress to the gate electrode of MOS transistors may result in a shift of the threshold voltage, i.e., a shift of the specific gate voltage at which a conductive channel forms adjacent to the gate insulation layer.
- This effect also referred to as “negative bias temperature instability (NBTI),” is mainly present in PMOS transistors and was not considered particularly relevant for semiconductor devices in the following years due to the low influence on the overall device performance of devices, in particular as NMOS devices have increasingly been developed.
- NBTI negative bias temperature instability
- CMOS devices including high performance logic circuits, in which millions of signal nodes with PMOS and NMOS transistors are typically provided.
- the threshold voltage and the supply voltages have been reduced, while, on the other hand, the electric fields across the gate dielectrics is increased. Under such conditions, a change of the threshold voltage may have an even higher impact, since transistor operation variability may increase due to relatively higher influence of a shift of the threshold voltage.
- the operating states resulting in the application of a negative voltage to the gate electrode of a PMOS transistor may depend on the signal path considered and the overall operational conditions, thereby making the threshold shift highly non-predictable and hence requiring appropriately set design criteria to ensure the desired performance of the transistors over the entire specified lifetime of the device. For example, a shift of the threshold voltage over the accumulated operating time may finally lead to violation of the timing specification of the device, which may not allow further use of the device despite the fact that no other major failure has occurred.
- the NBTI effect is associated with the quality of the gate dielectric, for instance, comprising silicon, oxygen and nitrogen, and also the quality of the interface between the silicon in the channel region and the gate dielectric. That is, upon negative gate voltage, elevated temperature and other stress conditions, a charge trap may be created in the vicinity of the interface by an interface state, thereby causing holes to be trapped. Due to the positive interface states and the trapped charges, a shift in threshold voltage may be observed that may increase over time, depending on the overall stress conditions experienced by the transistors. In NMOS transistors, this effect is significantly less pronounced since the interface states and the fixed charges are of opposite polarity, thereby resulting in a lower net effect.
- the present disclosure relates to methods and devices for avoiding or at least reducing the effects of one or more of the problems identified above.
- the subject matter disclosed herein relates to techniques and semiconductor devices in which the stress-related shift of threshold voltage over time in advanced field effect transistors, in particular in P-channel transistors, may be reduced by conditioning an exposed silicon-containing surface of a semiconductor layer prior to the formation of gate dielectric materials, such as silicon dioxide based gate insulation layers or any other sophisticated gate dielectric materials, in order to enhance the characteristics of the crystalline material in the vicinity of the surface, thereby also enhancing the interface formed with the gate dielectric material. Furthermore, due to the enhanced surface and near-surface crystallinity of the semiconductor material, the quality of the gate dielectric material may be enhanced, which may also contribute to a reduced number of charge traps that may affect the threshold voltage, as previously explained.
- gate dielectric materials such as silicon dioxide based gate insulation layers or any other sophisticated gate dielectric materials
- One illustrative method disclosed herein comprises performing at least one heat treatment in a hydrogen-containing ambient on a substrate having formed thereon an exposed silicon-containing semiconductor layer.
- the method further comprises forming a gate dielectric material on the silicon-containing semiconductor layer and forming a field effect transistor on the basis of the gate dielectric material.
- a further illustrative method disclosed herein relates to the formation of a gate dielectric material.
- the method comprises performing a first heat treatment on an exposed silicon-containing semiconductor layer in the presence of hydrogen.
- the method comprises forming a first gate insulation layer on the exposed silicon-containing semiconductor layer.
- a still further illustrative method disclosed herein comprises determining, in a manufacturing flow for forming a gate dielectric material of a transistor, a state with an exposed silicon surface of a silicon layer of a semiconductor device.
- the method additionally comprises exposing a substrate comprising the silicon layer at least once to a hydrogen ambient, wherein the hydrogen ambient interacts with a surface of the silicon layer.
- the method comprises forming a gate insulating layer on the silicon layer after interacting with the hydrogen ambient.
- FIGS. 1 a - 1 i schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages of a process flow for forming a gate dielectric material, wherein at least once an exposed silicon-containing surface of a semiconductor layer is exposed to a hydrogen ambient at elevated temperatures, according to illustrative embodiments;
- FIG. 1 j schematically illustrates a cross-sectional view of the semiconductor device including the gate dielectric material previously formed and respective transistor structures, according to illustrative embodiments.
- FIG. 1 k - 1 m schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages in which a replacement gate structure may be formed at a later manufacturing state with an additional heat treatment in the presence of hydrogen prior to forming the final gate dielectric material, according to still further illustrative embodiments.
- a process flow for forming gate dielectric materials may comprise one or more heat treatments of an exposed silicon-containing semiconductor material in the presence of a hydrogen ambient in order to appropriately modify the surface characteristics and the crystallinity in the vicinity of the surface of the semiconductor material prior to the formation of a respective gate dielectric material.
- the heat treatment in the presence of hydrogen may improve the characteristics, for instance, the surface roughness of the silicon-containing semiconductor material, by re-arranging the surface atoms, thereby providing enhanced conditions for the subsequent process steps, such as the formation of sacrificial layers and/or gate dielectrics, wherein finally the gate dielectric material may be formed, thereby also encountering enhanced process conditions, which may thus translate into a superiority of the gate dielectric material.
- any appropriate point of the overall manufacturing flow in forming gate dielectric materials may be identified and may be used to perform a respective heat treatment in the presence of hydrogen in order to improve process conditions and material characteristics during the further processing of the semiconductor device.
- the respective surface treatment may be performed two or more times, when at least a portion of the silicon-containing semiconductor material may be exposed, for instance, when a gate dielectric material may be formed on the basis of two or more manufacturing stages so as to obtain a gate dielectric material of different thickness and/or composition in different device regions.
- the enhanced quality of the silicon-containing semiconductor material in the vicinity of the interface and also the enhanced quality of the gate dielectric material itself contribute to a reduced number of charge traps and increased resistivity for creating additional charge traps over the accumulated operational time of the semiconductor device, thereby efficiently reducing an increase of threshold voltage, in particular in P-channel transistors.
- the treatment on the basis of a hydrogen ambient of an exposed silicon-containing semiconductor material may be performed prior to the formation of a gate dielectric material in any type of transistor configuration, thereby also providing reduced creation of charge traps, as explained above.
- FinFet architectures in which the gate dielectrics and thus the channel regions may be formed on two or more surface layer portions of a silicon-containing fin, or any other transistor architectures may also be included in the present disclosure.
- FIG. 1 a schematically illustrates a cross-sectional view of a semiconductor device 100 in an early manufacturing stage.
- the semiconductor device 100 may comprise a substrate 101 , which may represent any appropriate carrier material above which may be provided a silicon-containing semiconductor layer 102 .
- the substrate 101 may be provided in the form of a substantially crystalline silicon material, a crystalline semiconductor material including an insulating layer, thereby providing a silicon-on-insulator (SOI) configuration, and the like.
- SOI silicon-on-insulator
- the substrate 101 and the semiconductor layer 102 may represent an SOI configuration in specific device regions, while, in other device regions, a “bulk” configuration may be provided, that is, the semiconductor layer 102 may represent an upper portion of the substantially crystalline material of the substrate 101 .
- the semiconductor layer 102 although comprising a significant portion of silicon, at least at a surface 102 S thereof, may contain other components, or any such components may be incorporated in a later manufacturing stage, at least in some device regions.
- embedded strain-inducing materials such as silicon/germanium mixtures and the like, may be locally formed in the semiconductor layer 102 to adjust the overall conductivity and the transistor performance of the device 100 .
- semiconductor layer may also include any “patterned” configurations of a semiconductor material as may be encountered during various manufacturing stages, wherein the “semiconductor layer” may have at least one layer portion with a surface area, which may be temporarily exposed prior to the formation of a gate dielectric material thereon.
- semiconductor layer may also include any “patterned” configurations of a semiconductor material as may be encountered during various manufacturing stages, wherein the “semiconductor layer” may have at least one layer portion with a surface area, which may be temporarily exposed prior to the formation of a gate dielectric material thereon.
- respective structural features such as semiconductor “islands” defined by isolation structures, respective fins for FinFet patterned from a basic semiconductor material and the like, may also be included in the term semiconductor layer.
- the device 100 as shown in FIG. 1 a may be formed on the basis of the following processes.
- the semiconductor layer 102 may be formed thereon, for instance, by epitaxial growth techniques, wafer bond techniques, sophisticated implantation techniques using oxygen implantation species for locally or globally defining SOI configurations and the like.
- one or more appropriate techniques may be combined to obtain the semiconductor layer 102 with appropriate architecture in respective device regions of the device 100 .
- the semiconductor layer 102 may comprise different crystallographic orientations in different device regions and/or the semiconductor layer 102 may be locally formed on a buried insulating layer (not shown), depending on the overall device requirements.
- the surface 102 S of the semiconductor layer 102 may be exposed, at least locally, to a hydrogen ambient 150 , which may be established on the basis of elevated temperatures, for instance, in the range of approximately 200-700° C. or even higher, or in other cases temperatures up to approximately 900° C. or more may be established.
- the ambient 150 may, in some illustrative embodiments, be established by supplying hydrogen to a controlled ambient, such as an environment created in a furnace or any other process tool that is appropriately configured to establish the desired hydrogen-containing ambient 150 .
- the ambient 150 may represent a substantially “pure” hydrogen ambient, when the supply of other components may be suppressed, while it should be appreciated that other components, such as minute amounts of nitrogen, oxygen and the like, may still be present in the ambient 150 due to any tool-related imperfections in establishing and maintaining the ambient 150 .
- additional components such as an inert gas species, for instance, noble gas species in the form of argon, xenon and the like, may also be present in the ambient 150 .
- the pressure in the ambient 150 may be selected to any appropriate value, for instance, in the range of approximately several Torr to several hundred Torr.
- the semiconductor device 100 may be exposed to the ambient 150 for a time period of several minutes to several hours, depending on the overall device requirements. For example, in the manufacturing stage shown, the device 100 may be treated for approximately 2-60 minutes.
- the device 100 may be treated for approximately 2-60 minutes.
- a re-organization of the surface atoms may occur, thereby improving the overall surface characteristics, such as surface roughness and the like, which may result in enhanced process results in subsequent manufacturing stages, thereby finally leading to an improved interface quality and material characteristics of a gate dielectric material still to be formed on at least some portions of the surface 102 S.
- FIG. 1 b schematically illustrates the semiconductor device 100 in a further advanced manufacturing stage.
- a stack 103 of dielectric layers may be formed on the surface 102 S, wherein, in the embodiment shown, the dielectric layer stack 103 may comprise a layer 103 B, for instance, in the form of a silicon dioxide material, followed by a layer 103 A, which may be comprised of silicon nitride and the like.
- the dielectric layers 103 A, 103 B may be used as sacrificial material for the formation of isolation structures, for instance, in the form of trench isolations. It should be appreciated that, depending on the overall manufacturing flow, the dielectric layer stack 103 may be comprised of other materials and also the number of the layers contained therein may vary.
- the layer stack 103 may be formed on the basis of well-established techniques, such as forming the layer 103 B by oxidation, deposition and the like, wherein the previous treatment in the ambient 150 may contribute to enhanced process conditions, which may result in a reduced number of surface and interface irregularities. Thereafter, the layer 103 A may be formed on the basis of well-established plasma enhanced or thermally activated chemical vapor deposition techniques. Thereafter, the layer stack 103 may be patterned to receive respective openings conforming to dimensions of trenches to be formed in the silicon-containing semiconductor layer 102 . The patterning of the layer stack 103 may be accomplished on the basis of well-established photolithography techniques.
- an appropriate etch process may be performed to define respective trenches in the semiconductor layer 102 , which extend to a desired depth.
- respective trenches may extend to and into a buried insulating layer, while, in some cases, trenches may extend through a corresponding buried insulating layer and into a crystalline material of the substrate 101 , for instance, when forming trenches for capacitors, substrate diodes and the like.
- the silicon-containing material layer 102 may intentionally be removed along with any buried insulating material so as to re-grow a silicon material having the characteristics of the underlying crystalline material of the substrate 101 .
- FIG. 1 c schematically illustrates the semiconductor device 100 in an advanced manufacturing stage, in which respective trench isolation structures 104 are formed in the semiconductor layer 102 , wherein the trench isolation structures 104 may be filled with any appropriate dielectric material to define respective regions 102 A, 102 B in the semiconductor layer 102 , which, for convenience, may also be referred to as semiconductor layers.
- the trench isolation structures 104 may be formed on the basis of well-established techniques, for instance, by oxidation and deposition of an appropriate material, such as silicon dioxide.
- the sacrificial layer stack 103 may be removed, for instance, on the basis of chemical mechanical polishing (CMP) and selected etch techniques, for which appropriate recipes are well established.
- CMP chemical mechanical polishing
- FIG. 1 d schematically illustrates the semiconductor device 100 in a manufacturing stage in which the surface 102 S is again exposed, for instance, after the removal of the dielectric layer stack 103 .
- a hydrogen-containing ambient 151 may be established on the basis of elevated temperatures to allow an interaction of the exposed surface 102 S with the ambient 151 .
- the contact of the surface 102 S with hydrogen at elevated temperatures may be initiated on the basis of the ambient 151 , while not having performed the treatment 150 as shown in FIG. 1 a .
- the device 100 may be exposed to both the ambient 150 and the ambient 151 .
- the device 100 may be processed without exposing the device 100 to the ambient 151 .
- process parameters may be used as are also specified above, wherein it should be appreciated that one or more of the process parameters, such as temperature, hydrogen contents, when a plurality of other inert gas components are present, pressure and the like, may be different compared to the ambient 150 .
- FIG. 1 e schematically illustrates the semiconductor device 100 in a further advanced manufacturing stage, wherein, in some illustrative embodiments, the device 100 may have experienced a treatment on the basis of the ambient 150 and/or on the basis of the ambient 151 , while, in other cases, the device 100 may not have been treated using any of the ambients 150 , 151 .
- the device 100 may comprise a sacrificial material layer 106 , for instance, in the form of silicon dioxide or any other appropriate material, which may be used during an implantation sequence 108 to enhance the efficiency and, thus, process conditions during the implantation sequence 108 .
- the implantation sequence 108 may comprise a plurality of masking steps for forming respective implantation masks 107 , wherein, for convenience, only one resist mask 107 is shown.
- appropriate dopant species may be incorporated to adjust the overall transistor characteristics, for instance, forming respective well regions and adjusting other basic characteristics, such as threshold voltage, punch-through voltage and the like. Since these characteristics may be different for the various transistor types in the device 100 , the corresponding resist mask 107 may block the corresponding device regions from unwanted implantation species.
- FIG. 1 f schematically illustrates the device 100 in a further advanced manufacturing stage, wherein the surface 102 S may be exposed, for instance, after removing any resist masks 107 and the sacrificial material layer 106 .
- the device 100 may have experienced one or both of the treatments 150 , 151 , while, in other illustrative embodiments, the exposed surface 102 S of FIG. 1 f may be exposed to a hydrogen ambient for the first time, which may be accomplished on the basis of a heat treatment 152 in the presence of hydrogen.
- the surface 102 S may come into contact with the hydrogen species of the ambient 152 , thereby providing enhanced surface characteristics.
- the ambient 152 may be established on the basis of elevated temperatures, wherein, in some illustrative embodiments, the temperature range may be selected from approximately 200-650° C. to avoid undue dopant diffusion in the semiconductor layer 102 . With respect to other process parameters, such as hydrogen contents, pressure, duration and the like, the same criteria apply as previously explained with reference to the treatments 150 , 151 .
- FIG. 1 g schematically illustrates the semiconductor device 100 with a gate dielectric material 110 formed on the surface 102 S.
- the gate dielectric material 110 may be comprised of any appropriate material, for instance, a silicon dioxide material including a specified amount of nitrogen may be used, or silicon dioxide material may be used, while, in other cases, silicon nitride material, possibly in combination with oxygen, may be provided.
- the dielectric material 110 may also comprise high-k dielectric materials, which may be understood as dielectric materials having a dielectric constant of approximately 10 or higher. For instance, hafnium oxide, zirconium oxide and the like may be used as appropriate high-k dielectric materials.
- these materials may be provided in combination with “conventional” gate dielectrics, such as silicon dioxide, however, with a substantially reduced thickness of several Angstrom.
- the gate dielectric material 110 may be formed on the basis of well-established oxidation and/or deposition techniques, for instance, by using nitrogen-containing silicon dioxide material with a thickness 110 T that may be less than a desired thickness of the region 102 B, since the final thickness may be obtained in a later stage, when also a desired thin gate dielectric material is to formed above the region. Thereafter, the dielectric material 110 may be selectively removed, for instance, from above the region 102 A, which may be accomplished on the basis of well established lithography and etch techniques.
- FIG. 1 h schematically illustrates the device 100 in a further advanced manufacturing stage, in which the surface 102 S above the region 102 A is exposed, while the surface 102 S above the region 102 B is still covered by the dielectric gate material 110 .
- the device 100 may be exposed to a heat treatment 153 in the presence of hydrogen so that the exposed portion of the surface 102 S may interact with the ambient 153 .
- the device 100 may have experienced none, one, two or three of the previous treatments 150 , 151 , 152 , depending on the overall process strategy.
- the surface 102 S above the region 102 A may be improved with respect to material characteristics prior to the formation of a respective thin dielectric material for a high performance transistor, which may typically exhibit a low threshold voltage in combination with a low operating voltage, as previously described.
- the gate dielectric material formed above the region 102 B may be less critical, since here typical transistor elements may be formed that may be operated on the basis of a higher threshold voltage, thereby exhibiting a less pronounced dependency on a gradual shift of threshold voltage.
- the material characteristics may be enhanced in both regions 102 A, 102 B on the basis of one or more of the treatments 150 , 151 , 152 .
- FIG. 1 i schematically illustrates the semiconductor device 100 after forming a further gate dielectric material 110 A in the region 102 A, while increasing the thickness 110 T in the region 102 B, thereby providing a final second gate dielectric material 110 B in the region 102 B.
- the gate dielectric materials 110 A, 110 B may be formed on the basis of well-established techniques, for instance, including oxidation and/or deposition, as previously explained with reference to the dielectric material 110 .
- the crystalline quality of the semiconductor layer 102 in the vicinity of the interface between the layer 102 and a gate dielectric material, i.e., the materials 110 A and/or 110 B, which may, for convenience, also be referred to as interface 102 S, and the quality of the gate dielectric materials 110 A and/or 110 B themselves, may be enhanced due to performing at least one of the treatments 150 , 151 , 152 , 153 .
- the amount of charge traps and respective interface states for creating respective fixed charges may be reduced and also the resistivity with respect to creating such charge traps during the further processing and during operating of the semiconductor device 100 , i.e., during applying increased negative bias voltages to the gate electrodes still to be formed on the basis of the dielectric materials, may be increased.
- the treatments 150 , 151 , 152 , 153 may be performed at any appropriate stage when the surface 102 S is exposed, at least partially, wherein, in some illustrative embodiments, only one of the treatments 150 , 151 , 512 , 153 may be performed, while, in other illustrative embodiments, two or more of the treatments 150 , 151 , 152 , 153 may be applied, thereby even further enhancing the overall characteristics of the interface 102 S and the gate dielectric materials 110 A, 110 B.
- FIG. 1 j schematically illustrates the semiconductor device 100 in a further advanced manufacturing stage, in which a first transistor 120 A is formed in and above the region 102 A on the basis of the gate dielectric material 110 A, which now represents a gate insulation layer 110 A. Similarly, a second transistor 120 B is formed in and above the region 102 B using the gate dielectric material 110 B having the increased thickness as may be appropriate for the transistor 120 B.
- the transistors 120 A, 120 B may represent P-channel transistors, wherein the transistor 120 A may represent a high performance transistor, as may, for instance, be used in speed critical logic signal paths and the like.
- the transistors 120 A, 120 B may comprise a gate electrode structure 121 , possibly in combination with an appropriate spacer structure 122 .
- drain and source regions 123 may be formed in accordance with the overall device requirements.
- respective metal silicide regions if required, may be formed in the drain and source regions 123 and in the gate electrode 121 .
- the transistors 120 A and/or 120 B may comprise in a respective channel region 124 , i.e., the region in the vicinity of the gate insulation layers 110 A, 110 B, a reduced number of charge traps, wherein the number thereof may increase in a less pronounced manner during negative bias stress conditions compared to conventional devices, thereby reducing the increase of threshold voltage in the P-channel transistors 120 A and/or 120 B, as previously explained.
- the gate dielectric material for at least one type of transistor may be formed in a later manufacturing stage by forming a replacement gate structure.
- FIG. 1 k schematically illustrates the semiconductor device 100 in an advanced manufacturing stage, in which transistor structures 120 A, 120 B may be completed, for instance, as shown in FIG. 1 j , while, in other cases, only the gate electrode structure 121 may be completed while other device regions, such as the drain and source regions 123 , may still have to be formed.
- a dielectric material 125 may be formed so as to enclose the transistors 120 A, 120 B, while exposing a top portion of the respective gate electrode structures 121 .
- an etch mask 126 may be formed to cover the transistor 120 B, which may represent a device region, in which the gate electrode structure and the corresponding gate insulation layer 110 B may have to be maintained, at least partially.
- the dielectric material 125 may be formed on the basis of well-established techniques, for instance, by depositing an appropriate material, such as silicon nitride and the like, and performing a planarization process, for instance, on the basis of chemical mechanical polishing (CMP). Thereafter, an etch mask 126 may be formed, for instance, in the form of a resist mask using well-established lithography techniques. Thereafter, an etch process may be performed to selectively remove the material of the gate electrode structure 121 and the gate insulation layer 110 A. For this purpose, selective etch recipes may be used, as are well established for patterning polysilicon material in the presence of silicon dioxide and the like. After removing the material of the gate electrode structure 121 , the gate insulation layer 110 A may be removed on the basis of selective etch recipes, as are available in the art.
- CMP chemical mechanical polishing
- FIG. 11 schematically illustrates the device 100 after completing the above-described process sequence and after removing the etch mask 126 .
- a portion of the surface 102 S corresponding to the gate electrode structure 121 may be exposed to a hydrogen-containing ambient 154 , thereby improving the overall surface characteristics, as previously explained.
- the ambient 154 may be established on the basis of appropriately selected parameters, wherein the temperature may be selected to be compatible with the manufacturing stage shown in FIG. 11 . That is, if the drain and source regions 123 are already formed in the region 102 A, the temperature may be selected such that undue dopant diffusion may be substantially avoided.
- the temperature range may be selected to be approximately 200-400° C., thereby substantially avoiding any negative influence on other transistor components.
- higher temperatures may be applied, as previously discussed.
- other process parameters such as hydrogen content, pressure, duration and the like, the same criteria apply as previously explained.
- the further processing may be continued, for instance, by depositing an appropriate gate dielectric material 110 C ( FIG. 1 m ), which may comprise high-k dielectric material, possibly in combination with a basic silicon dioxide material or other conventional dielectric materials.
- an appropriate gate electrode material 121 A FIG.
- any excess material may be removed, for instance, by CMP and the like.
- an improvement of the overall interface characteristics may be accomplished on the basis of the treatment 154 .
- the principles disclosed herein provide enhanced techniques and semiconductor devices in which a gradual increase of threshold voltage over time may be reduced by improving the interface quality and the material characteristics of gate dielectric materials on the basis of a heat treatment in the presence of hydrogen in order to reorganize surface atoms of exposed silicon surface portions prior to the formation of respective gate dielectrics.
- a respective heat treatment on the basis of hydrogen may be performed at any appropriate manufacturing stage including an exposed surface portion of a silicon-containing semiconductor material prior to actually forming a gate dielectric material.
- respective manufacturing stages with exposed surface portions may be determined and at one respective manufacturing stage a corresponding treatment may be performed, while, in other cases, two or more treatments may be carried out so as to further enhance the overall process efficiency.
Abstract
Description
- 1. Field of the Invention
- Generally, the present disclosure relates to sophisticated integrated circuits, such as CPUs including scaled transistor elements, and, more particularly, to performance-reducing charge trap creation at the interface between the gate dielectric material and the channel region.
- 2. Description of the Related Art
- The fabrication of advanced integrated circuits, such as CPUs, storage devices, ASICs (application specific integrated circuits) and the like, requires the formation of a large number of circuit elements on a given chip area according to a specified circuit layout, wherein field effect transistors represent one important type of circuit element that substantially determines performance of the integrated circuits. Generally, a plurality of process technologies are currently practiced, wherein, for many types of complex circuitry including field effect transistors, MOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency. During the fabrication of complex integrated circuits using, for instance, MOS technology, millions of transistors, e.g., N-channel transistors and/or P-channel transistors, are formed on a substrate including a crystalline semiconductor layer. A field effect transistor, irrespective of whether an N-channel transistor or a P-channel transistor is considered, typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions.
- In a field effect transistor, the conductivity of the channel region, i.e., the drive current capability of the conductive channel, is controlled by a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer. The conductivity of the channel region, upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends on the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length. Hence, in combination with the capability of rapidly creating a conductive channel below the insulating layer upon application of the control voltage to the gate electrode, the conductivity of the channel region substantially affects the performance of MOS transistors. Thus, as the speed of creating the channel, which depends on the conductivity of the gate electrode, and the channel resistivity substantially determine the transistor characteristics, the scaling of the channel length, and associated therewith the reduction of channel resistivity and increase of gate resistivity, is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- Presently, the vast majority of integrated circuits are based on silicon due to substantially unlimited availability, the well-understood characteristics of silicon and related materials and processes and the experience gathered during the last 50 years. Therefore, silicon will likely remain the material of choice for future circuit generations designed for mass products. One reason for the dominant importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other. The silicon/silicon dioxide interface is stable at high temperatures and, thus, allows the performance of subsequent high temperature processes as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- For the reasons pointed out above, silicon dioxide is preferably used as a gate insulation layer in field effect transistors that separates the gate electrode, frequently comprised of polysilicon or other metal-containing materials, from the silicon channel region. In steadily improving device performance of field effect transistors, the length of the channel region has continuously been decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained. It turns out that decreasing the channel length requires an increased capacitive coupling to avoid the so-called short channel behavior during transistor operation. The short channel behavior may lead to an increased leakage current and to a dependence of the threshold voltage on the channel length. Aggressively scaled transistor devices with a relatively low supply voltage and thus reduced threshold voltage may suffer from an exponential increase of the leakage current while also requiring enhanced capacitive coupling of the gate electrode to the channel region. Thus, the thickness of the silicon dioxide layer has to be correspondingly decreased to provide the required capacitance between the gate and the channel region. For example, a channel length of approximately 0.08 μm may require a gate dielectric made of silicon dioxide as thin as approximately 1.2 nm. Although generally high speed transistor elements having an extremely short channel may preferably be used for high speed applications, whereas transistor elements with a longer channel may be used for less critical applications, such as storage transistor elements, the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may represent limitations for performance-driven circuits. That is, product reliability and lifetime are strongly correlated with short channel effects, i.e., impact ionization and hot carrier injection (HCI), in combination with gate dielectric leakage.
- A further long-known effect may increasingly play an important role for CMOS devices, as threshold voltages and supply voltages are steadily reduced. It has been observed in the 60s that application of a negative voltage possibly in combination with thermal stress to the gate electrode of MOS transistors may result in a shift of the threshold voltage, i.e., a shift of the specific gate voltage at which a conductive channel forms adjacent to the gate insulation layer. This effect, also referred to as “negative bias temperature instability (NBTI),” is mainly present in PMOS transistors and was not considered particularly relevant for semiconductor devices in the following years due to the low influence on the overall device performance of devices, in particular as NMOS devices have increasingly been developed. This situation changed with the introduction of complex CMOS devices including high performance logic circuits, in which millions of signal nodes with PMOS and NMOS transistors are typically provided. As explained above, in these devices, the threshold voltage and the supply voltages have been reduced, while, on the other hand, the electric fields across the gate dielectrics is increased. Under such conditions, a change of the threshold voltage may have an even higher impact, since transistor operation variability may increase due to relatively higher influence of a shift of the threshold voltage. Moreover, the operating states resulting in the application of a negative voltage to the gate electrode of a PMOS transistor may depend on the signal path considered and the overall operational conditions, thereby making the threshold shift highly non-predictable and hence requiring appropriately set design criteria to ensure the desired performance of the transistors over the entire specified lifetime of the device. For example, a shift of the threshold voltage over the accumulated operating time may finally lead to violation of the timing specification of the device, which may not allow further use of the device despite the fact that no other major failure has occurred.
- Generally, the NBTI effect is associated with the quality of the gate dielectric, for instance, comprising silicon, oxygen and nitrogen, and also the quality of the interface between the silicon in the channel region and the gate dielectric. That is, upon negative gate voltage, elevated temperature and other stress conditions, a charge trap may be created in the vicinity of the interface by an interface state, thereby causing holes to be trapped. Due to the positive interface states and the trapped charges, a shift in threshold voltage may be observed that may increase over time, depending on the overall stress conditions experienced by the transistors. In NMOS transistors, this effect is significantly less pronounced since the interface states and the fixed charges are of opposite polarity, thereby resulting in a lower net effect.
- Since the NBTI effect gains in importance with reducing gate dielectric thickness and overall device dimensions, the present disclosure relates to methods and devices for avoiding or at least reducing the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the subject matter disclosed herein relates to techniques and semiconductor devices in which the stress-related shift of threshold voltage over time in advanced field effect transistors, in particular in P-channel transistors, may be reduced by conditioning an exposed silicon-containing surface of a semiconductor layer prior to the formation of gate dielectric materials, such as silicon dioxide based gate insulation layers or any other sophisticated gate dielectric materials, in order to enhance the characteristics of the crystalline material in the vicinity of the surface, thereby also enhancing the interface formed with the gate dielectric material. Furthermore, due to the enhanced surface and near-surface crystallinity of the semiconductor material, the quality of the gate dielectric material may be enhanced, which may also contribute to a reduced number of charge traps that may affect the threshold voltage, as previously explained. Without intending to restrict the present application to the following explanation, it is believed that, due to the superior quality of the crystalline semiconductor material in the vicinity of the interface between the gate dielectric material and the silicon-containing semiconductor material and the enhanced quality of the gate dielectric material itself, the creation of respective charge traps during the occurrence of any stress conditions, such as the static and dynamic application of negative bias, high temperature and the like, may be reduced, thereby also improving threshold voltage degradation over the lifetime of the device. Hence, increased flexibility may be obtained for designing the overall circuit layout, since less pronounced margins with respect to threshold degradation may have to be taken into consideration.
- One illustrative method disclosed herein comprises performing at least one heat treatment in a hydrogen-containing ambient on a substrate having formed thereon an exposed silicon-containing semiconductor layer. The method further comprises forming a gate dielectric material on the silicon-containing semiconductor layer and forming a field effect transistor on the basis of the gate dielectric material.
- A further illustrative method disclosed herein relates to the formation of a gate dielectric material. The method comprises performing a first heat treatment on an exposed silicon-containing semiconductor layer in the presence of hydrogen. Moreover, the method comprises forming a first gate insulation layer on the exposed silicon-containing semiconductor layer.
- A still further illustrative method disclosed herein comprises determining, in a manufacturing flow for forming a gate dielectric material of a transistor, a state with an exposed silicon surface of a silicon layer of a semiconductor device. The method additionally comprises exposing a substrate comprising the silicon layer at least once to a hydrogen ambient, wherein the hydrogen ambient interacts with a surface of the silicon layer. Finally, the method comprises forming a gate insulating layer on the silicon layer after interacting with the hydrogen ambient.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIGS. 1 a-1 i schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages of a process flow for forming a gate dielectric material, wherein at least once an exposed silicon-containing surface of a semiconductor layer is exposed to a hydrogen ambient at elevated temperatures, according to illustrative embodiments; -
FIG. 1 j schematically illustrates a cross-sectional view of the semiconductor device including the gate dielectric material previously formed and respective transistor structures, according to illustrative embodiments; and -
FIG. 1 k-1 m schematically illustrate cross-sectional views of a semiconductor device during various manufacturing stages in which a replacement gate structure may be formed at a later manufacturing state with an additional heat treatment in the presence of hydrogen prior to forming the final gate dielectric material, according to still further illustrative embodiments. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- Generally, the subject matter disclosed herein contemplates manufacturing techniques and respective semiconductor devices in which a process flow for forming gate dielectric materials may comprise one or more heat treatments of an exposed silicon-containing semiconductor material in the presence of a hydrogen ambient in order to appropriately modify the surface characteristics and the crystallinity in the vicinity of the surface of the semiconductor material prior to the formation of a respective gate dielectric material. It is believed that the heat treatment in the presence of hydrogen may improve the characteristics, for instance, the surface roughness of the silicon-containing semiconductor material, by re-arranging the surface atoms, thereby providing enhanced conditions for the subsequent process steps, such as the formation of sacrificial layers and/or gate dielectrics, wherein finally the gate dielectric material may be formed, thereby also encountering enhanced process conditions, which may thus translate into a superiority of the gate dielectric material. In some illustrative aspects disclosed herein, any appropriate point of the overall manufacturing flow in forming gate dielectric materials may be identified and may be used to perform a respective heat treatment in the presence of hydrogen in order to improve process conditions and material characteristics during the further processing of the semiconductor device. Thus, in some illustrative embodiments, the respective surface treatment may be performed two or more times, when at least a portion of the silicon-containing semiconductor material may be exposed, for instance, when a gate dielectric material may be formed on the basis of two or more manufacturing stages so as to obtain a gate dielectric material of different thickness and/or composition in different device regions. The enhanced quality of the silicon-containing semiconductor material in the vicinity of the interface and also the enhanced quality of the gate dielectric material itself contribute to a reduced number of charge traps and increased resistivity for creating additional charge traps over the accumulated operational time of the semiconductor device, thereby efficiently reducing an increase of threshold voltage, in particular in P-channel transistors.
- It should be appreciated that the principles disclosed herein may be applied to highly-scaled transistor elements, since, here, an undue increase in threshold voltage may have a more pronounced effect on the overall performance characteristics compared to less critical semiconductor devices. It should be appreciated, however, that the techniques disclosed herein may be applied to any type of semiconductor devices formed on the basis of a silicon-containing material without being restricted to any specific device dimensions. Furthermore, it is to be noted that in the following description of further illustrative embodiments, it is referred to a planar transistor configuration, since this type of transistor may currently represent the most dominant transistor architecture used in complex silicon-based integrated circuits. However, the treatment on the basis of a hydrogen ambient of an exposed silicon-containing semiconductor material may be performed prior to the formation of a gate dielectric material in any type of transistor configuration, thereby also providing reduced creation of charge traps, as explained above. For instance FinFet architectures, in which the gate dielectrics and thus the channel regions may be formed on two or more surface layer portions of a silicon-containing fin, or any other transistor architectures may also be included in the present disclosure.
-
FIG. 1 a schematically illustrates a cross-sectional view of asemiconductor device 100 in an early manufacturing stage. That is, thesemiconductor device 100 may comprise asubstrate 101, which may represent any appropriate carrier material above which may be provided a silicon-containingsemiconductor layer 102. Thesubstrate 101 may be provided in the form of a substantially crystalline silicon material, a crystalline semiconductor material including an insulating layer, thereby providing a silicon-on-insulator (SOI) configuration, and the like. In other cases, thesubstrate 101 and thesemiconductor layer 102 may represent an SOI configuration in specific device regions, while, in other device regions, a “bulk” configuration may be provided, that is, thesemiconductor layer 102 may represent an upper portion of the substantially crystalline material of thesubstrate 101. It should be appreciated that thesemiconductor layer 102, although comprising a significant portion of silicon, at least at asurface 102S thereof, may contain other components, or any such components may be incorporated in a later manufacturing stage, at least in some device regions. For example, embedded strain-inducing materials, such as silicon/germanium mixtures and the like, may be locally formed in thesemiconductor layer 102 to adjust the overall conductivity and the transistor performance of thedevice 100. It should be appreciated that the term “semiconductor layer” may also include any “patterned” configurations of a semiconductor material as may be encountered during various manufacturing stages, wherein the “semiconductor layer” may have at least one layer portion with a surface area, which may be temporarily exposed prior to the formation of a gate dielectric material thereon. Thus, respective structural features, such as semiconductor “islands” defined by isolation structures, respective fins for FinFet patterned from a basic semiconductor material and the like, may also be included in the term semiconductor layer. - The
device 100 as shown inFIG. 1 a may be formed on the basis of the following processes. After providing thesubstrate 101, thesemiconductor layer 102 may be formed thereon, for instance, by epitaxial growth techniques, wafer bond techniques, sophisticated implantation techniques using oxygen implantation species for locally or globally defining SOI configurations and the like. As previously explained, one or more appropriate techniques may be combined to obtain thesemiconductor layer 102 with appropriate architecture in respective device regions of thedevice 100. For example, thesemiconductor layer 102 may comprise different crystallographic orientations in different device regions and/or thesemiconductor layer 102 may be locally formed on a buried insulating layer (not shown), depending on the overall device requirements. Moreover, in the manufacturing stage shown, thesurface 102S of thesemiconductor layer 102 may be exposed, at least locally, to a hydrogen ambient 150, which may be established on the basis of elevated temperatures, for instance, in the range of approximately 200-700° C. or even higher, or in other cases temperatures up to approximately 900° C. or more may be established. The ambient 150 may, in some illustrative embodiments, be established by supplying hydrogen to a controlled ambient, such as an environment created in a furnace or any other process tool that is appropriately configured to establish the desired hydrogen-containing ambient 150. For example, the ambient 150 may represent a substantially “pure” hydrogen ambient, when the supply of other components may be suppressed, while it should be appreciated that other components, such as minute amounts of nitrogen, oxygen and the like, may still be present in the ambient 150 due to any tool-related imperfections in establishing and maintaining the ambient 150. In other illustrative embodiments, additional components, such as an inert gas species, for instance, noble gas species in the form of argon, xenon and the like, may also be present in the ambient 150. The pressure in the ambient 150 may be selected to any appropriate value, for instance, in the range of approximately several Torr to several hundred Torr. Under these conditions, thesemiconductor device 100 may be exposed to the ambient 150 for a time period of several minutes to several hours, depending on the overall device requirements. For example, in the manufacturing stage shown, thedevice 100 may be treated for approximately 2-60 minutes. During the interaction of the hydrogen with the silicon-containingsurface 102 in the ambient 150, a re-organization of the surface atoms may occur, thereby improving the overall surface characteristics, such as surface roughness and the like, which may result in enhanced process results in subsequent manufacturing stages, thereby finally leading to an improved interface quality and material characteristics of a gate dielectric material still to be formed on at least some portions of thesurface 102S. -
FIG. 1 b schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage. As shown, astack 103 of dielectric layers may be formed on thesurface 102S, wherein, in the embodiment shown, thedielectric layer stack 103 may comprise alayer 103B, for instance, in the form of a silicon dioxide material, followed by alayer 103A, which may be comprised of silicon nitride and the like. Thedielectric layers dielectric layer stack 103 may be comprised of other materials and also the number of the layers contained therein may vary. Thelayer stack 103 may be formed on the basis of well-established techniques, such as forming thelayer 103B by oxidation, deposition and the like, wherein the previous treatment in the ambient 150 may contribute to enhanced process conditions, which may result in a reduced number of surface and interface irregularities. Thereafter, thelayer 103A may be formed on the basis of well-established plasma enhanced or thermally activated chemical vapor deposition techniques. Thereafter, thelayer stack 103 may be patterned to receive respective openings conforming to dimensions of trenches to be formed in the silicon-containingsemiconductor layer 102. The patterning of thelayer stack 103 may be accomplished on the basis of well-established photolithography techniques. Next, an appropriate etch process may be performed to define respective trenches in thesemiconductor layer 102, which extend to a desired depth. For instance, when an SOI configuration is considered, respective trenches may extend to and into a buried insulating layer, while, in some cases, trenches may extend through a corresponding buried insulating layer and into a crystalline material of thesubstrate 101, for instance, when forming trenches for capacitors, substrate diodes and the like. In other cases, the silicon-containingmaterial layer 102 may intentionally be removed along with any buried insulating material so as to re-grow a silicon material having the characteristics of the underlying crystalline material of thesubstrate 101. -
FIG. 1 c schematically illustrates thesemiconductor device 100 in an advanced manufacturing stage, in which respectivetrench isolation structures 104 are formed in thesemiconductor layer 102, wherein thetrench isolation structures 104 may be filled with any appropriate dielectric material to definerespective regions semiconductor layer 102, which, for convenience, may also be referred to as semiconductor layers. Thetrench isolation structures 104 may be formed on the basis of well-established techniques, for instance, by oxidation and deposition of an appropriate material, such as silicon dioxide. Thereafter, thesacrificial layer stack 103 may be removed, for instance, on the basis of chemical mechanical polishing (CMP) and selected etch techniques, for which appropriate recipes are well established. -
FIG. 1 d schematically illustrates thesemiconductor device 100 in a manufacturing stage in which thesurface 102S is again exposed, for instance, after the removal of thedielectric layer stack 103. In the illustrative embodiment shown, a hydrogen-containing ambient 151 may be established on the basis of elevated temperatures to allow an interaction of the exposedsurface 102S with the ambient 151. In some illustrative embodiments, the contact of thesurface 102S with hydrogen at elevated temperatures may be initiated on the basis of the ambient 151, while not having performed thetreatment 150 as shown inFIG. 1 a. In other cases, thedevice 100 may be exposed to both the ambient 150 and the ambient 151. In still other cases, thedevice 100 may be processed without exposing thedevice 100 to the ambient 151. During the surface treatment based on the ambient 151, process parameters may be used as are also specified above, wherein it should be appreciated that one or more of the process parameters, such as temperature, hydrogen contents, when a plurality of other inert gas components are present, pressure and the like, may be different compared to the ambient 150. -
FIG. 1 e schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage, wherein, in some illustrative embodiments, thedevice 100 may have experienced a treatment on the basis of the ambient 150 and/or on the basis of the ambient 151, while, in other cases, thedevice 100 may not have been treated using any of theambients device 100 may comprise asacrificial material layer 106, for instance, in the form of silicon dioxide or any other appropriate material, which may be used during animplantation sequence 108 to enhance the efficiency and, thus, process conditions during theimplantation sequence 108. Theimplantation sequence 108 may comprise a plurality of masking steps for formingrespective implantation masks 107, wherein, for convenience, only one resistmask 107 is shown. During theimplantation sequence 108, appropriate dopant species may be incorporated to adjust the overall transistor characteristics, for instance, forming respective well regions and adjusting other basic characteristics, such as threshold voltage, punch-through voltage and the like. Since these characteristics may be different for the various transistor types in thedevice 100, the corresponding resistmask 107 may block the corresponding device regions from unwanted implantation species. -
FIG. 1 f schematically illustrates thedevice 100 in a further advanced manufacturing stage, wherein thesurface 102S may be exposed, for instance, after removing any resistmasks 107 and thesacrificial material layer 106. Also, in this manufacturing stage, thedevice 100 may have experienced one or both of thetreatments surface 102S ofFIG. 1 f may be exposed to a hydrogen ambient for the first time, which may be accomplished on the basis of aheat treatment 152 in the presence of hydrogen. Thus, as previously explained, thesurface 102S may come into contact with the hydrogen species of the ambient 152, thereby providing enhanced surface characteristics. The ambient 152 may be established on the basis of elevated temperatures, wherein, in some illustrative embodiments, the temperature range may be selected from approximately 200-650° C. to avoid undue dopant diffusion in thesemiconductor layer 102. With respect to other process parameters, such as hydrogen contents, pressure, duration and the like, the same criteria apply as previously explained with reference to thetreatments -
FIG. 1 g schematically illustrates thesemiconductor device 100 with agate dielectric material 110 formed on thesurface 102S. Thegate dielectric material 110 may be comprised of any appropriate material, for instance, a silicon dioxide material including a specified amount of nitrogen may be used, or silicon dioxide material may be used, while, in other cases, silicon nitride material, possibly in combination with oxygen, may be provided. It should be further appreciated that thedielectric material 110 may also comprise high-k dielectric materials, which may be understood as dielectric materials having a dielectric constant of approximately 10 or higher. For instance, hafnium oxide, zirconium oxide and the like may be used as appropriate high-k dielectric materials. In some cases, these materials may be provided in combination with “conventional” gate dielectrics, such as silicon dioxide, however, with a substantially reduced thickness of several Angstrom. In the embodiment shown, thegate dielectric material 110 may be formed on the basis of well-established oxidation and/or deposition techniques, for instance, by using nitrogen-containing silicon dioxide material with athickness 110T that may be less than a desired thickness of theregion 102B, since the final thickness may be obtained in a later stage, when also a desired thin gate dielectric material is to formed above the region. Thereafter, thedielectric material 110 may be selectively removed, for instance, from above theregion 102A, which may be accomplished on the basis of well established lithography and etch techniques. -
FIG. 1 h schematically illustrates thedevice 100 in a further advanced manufacturing stage, in which thesurface 102S above theregion 102A is exposed, while thesurface 102S above theregion 102B is still covered by thedielectric gate material 110. Moreover, in the embodiment shown, thedevice 100 may be exposed to aheat treatment 153 in the presence of hydrogen so that the exposed portion of thesurface 102S may interact with the ambient 153. In some illustrative embodiments, thedevice 100 may have experienced none, one, two or three of theprevious treatments treatment 153, at least thesurface 102S above theregion 102A may be improved with respect to material characteristics prior to the formation of a respective thin dielectric material for a high performance transistor, which may typically exhibit a low threshold voltage in combination with a low operating voltage, as previously described. In this case, the gate dielectric material formed above theregion 102B may be less critical, since here typical transistor elements may be formed that may be operated on the basis of a higher threshold voltage, thereby exhibiting a less pronounced dependency on a gradual shift of threshold voltage. In other cases, the material characteristics may be enhanced in bothregions treatments -
FIG. 1 i schematically illustrates thesemiconductor device 100 after forming a further gatedielectric material 110A in theregion 102A, while increasing thethickness 110T in theregion 102B, thereby providing a final secondgate dielectric material 110B in theregion 102B. Thegate dielectric materials dielectric material 110. Thus, depending on the overall process strategy, the crystalline quality of thesemiconductor layer 102 in the vicinity of the interface between thelayer 102 and a gate dielectric material, i.e., thematerials 110A and/or 110B, which may, for convenience, also be referred to asinterface 102S, and the quality of thegate dielectric materials 110A and/or 110B themselves, may be enhanced due to performing at least one of thetreatments semiconductor device 100, i.e., during applying increased negative bias voltages to the gate electrodes still to be formed on the basis of the dielectric materials, may be increased. - It should be appreciated that, in the above-described process flow for forming the
gate dielectric materials treatments surface 102S is exposed, at least partially, wherein, in some illustrative embodiments, only one of thetreatments treatments interface 102S and thegate dielectric materials -
FIG. 1 j schematically illustrates thesemiconductor device 100 in a further advanced manufacturing stage, in which afirst transistor 120A is formed in and above theregion 102A on the basis of thegate dielectric material 110A, which now represents agate insulation layer 110A. Similarly, asecond transistor 120B is formed in and above theregion 102B using thegate dielectric material 110B having the increased thickness as may be appropriate for thetransistor 120B. For instance, thetransistors transistor 120A may represent a high performance transistor, as may, for instance, be used in speed critical logic signal paths and the like. It should be appreciated that the respective improved interface characteristics and an improved quality of the gate insulation layers may also be obtained in N-channel transistors, thereby also enhancing the overall device characteristics of these transistor elements. As shown, thetransistors gate electrode structure 121, possibly in combination with anappropriate spacer structure 122. Furthermore, drain andsource regions 123 may be formed in accordance with the overall device requirements. Furthermore, respective metal silicide regions, if required, may be formed in the drain andsource regions 123 and in thegate electrode 121. Thus, thetransistors 120A and/or 120B may comprise in arespective channel region 124, i.e., the region in the vicinity of the gate insulation layers 110A, 110B, a reduced number of charge traps, wherein the number thereof may increase in a less pronounced manner during negative bias stress conditions compared to conventional devices, thereby reducing the increase of threshold voltage in the P-channel transistors 120A and/or 120B, as previously explained. - With reference to
FIGS. 1 k-1 m, further illustrative embodiments will now be described in more detail, in which the gate dielectric material for at least one type of transistor may be formed in a later manufacturing stage by forming a replacement gate structure. -
FIG. 1 k schematically illustrates thesemiconductor device 100 in an advanced manufacturing stage, in whichtransistor structures FIG. 1 j, while, in other cases, only thegate electrode structure 121 may be completed while other device regions, such as the drain andsource regions 123, may still have to be formed. Moreover, adielectric material 125 may be formed so as to enclose thetransistors gate electrode structures 121. Furthermore, anetch mask 126 may be formed to cover thetransistor 120B, which may represent a device region, in which the gate electrode structure and the correspondinggate insulation layer 110B may have to be maintained, at least partially. Thedielectric material 125 may be formed on the basis of well-established techniques, for instance, by depositing an appropriate material, such as silicon nitride and the like, and performing a planarization process, for instance, on the basis of chemical mechanical polishing (CMP). Thereafter, anetch mask 126 may be formed, for instance, in the form of a resist mask using well-established lithography techniques. Thereafter, an etch process may be performed to selectively remove the material of thegate electrode structure 121 and thegate insulation layer 110A. For this purpose, selective etch recipes may be used, as are well established for patterning polysilicon material in the presence of silicon dioxide and the like. After removing the material of thegate electrode structure 121, thegate insulation layer 110A may be removed on the basis of selective etch recipes, as are available in the art. -
FIG. 11 schematically illustrates thedevice 100 after completing the above-described process sequence and after removing theetch mask 126. Thus, a portion of thesurface 102S corresponding to thegate electrode structure 121 may be exposed to a hydrogen-containing ambient 154, thereby improving the overall surface characteristics, as previously explained. The ambient 154 may be established on the basis of appropriately selected parameters, wherein the temperature may be selected to be compatible with the manufacturing stage shown inFIG. 11 . That is, if the drain andsource regions 123 are already formed in theregion 102A, the temperature may be selected such that undue dopant diffusion may be substantially avoided. Moreover, in case any metal silicide material may be formed in the drain andsource regions 123, the temperature range may be selected to be approximately 200-400° C., thereby substantially avoiding any negative influence on other transistor components. When the drain andsource regions 123 are not yet formed in this manufacturing stage, higher temperatures may be applied, as previously discussed. With respect to other process parameters, such as hydrogen content, pressure, duration and the like, the same criteria apply as previously explained. After thetreatment 154, the further processing may be continued, for instance, by depositing an appropriate gatedielectric material 110C (FIG. 1 m), which may comprise high-k dielectric material, possibly in combination with a basic silicon dioxide material or other conventional dielectric materials. Moreover, an appropriategate electrode material 121A (FIG. 1 m) may be formed, for instance, comprising an appropriate metal-containing material to enhance the overall conductivity of the gate electrode structure. Thereafter, any excess material may be removed, for instance, by CMP and the like. Thus, also in the case of providing a replacement gate electrode structure including thematerial 121A and the newly formedgate dielectric material 110C, an improvement of the overall interface characteristics may be accomplished on the basis of thetreatment 154. - As a result, the principles disclosed herein provide enhanced techniques and semiconductor devices in which a gradual increase of threshold voltage over time may be reduced by improving the interface quality and the material characteristics of gate dielectric materials on the basis of a heat treatment in the presence of hydrogen in order to reorganize surface atoms of exposed silicon surface portions prior to the formation of respective gate dielectrics. A respective heat treatment on the basis of hydrogen may be performed at any appropriate manufacturing stage including an exposed surface portion of a silicon-containing semiconductor material prior to actually forming a gate dielectric material. In some illustrative embodiments, respective manufacturing stages with exposed surface portions may be determined and at one respective manufacturing stage a corresponding treatment may be performed, while, in other cases, two or more treatments may be carried out so as to further enhance the overall process efficiency. Thus, a high degree of compatibility with existing manufacturing techniques or future technologies may be obtained, wherein, in some cases, only one single additional process step has to be added. Consequently, the performance degradation over the useful lifetime of the devices may be reduced so that, in particular for P-channel transistors, a less pronounced performance variability with respect to negative bias voltages may be achieved, which may provide increased design flexibility, since less stringent constraints with respect to NBTI effects may have to be taken into consideration. Furthermore, the principles disclosed herein are independent of any specific device configuration for transistor elements and may be applied to other transistor configurations, such as FinFet architectures, replacement gate techniques and the like.
- The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/916,681 US8119461B2 (en) | 2007-12-31 | 2010-11-01 | Reducing the creation of charge traps at gate dielectrics in MOS transistors by performing a hydrogen treatment |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102007063270A DE102007063270B4 (en) | 2007-12-31 | 2007-12-31 | A method of reducing the generation of charge trapping sites in gate dielectrics in MOS transistors by performing a hydrogen treatment |
DE102007063270.5 | 2007-12-31 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/916,681 Division US8119461B2 (en) | 2007-12-31 | 2010-11-01 | Reducing the creation of charge traps at gate dielectrics in MOS transistors by performing a hydrogen treatment |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090170339A1 true US20090170339A1 (en) | 2009-07-02 |
Family
ID=40690824
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/125,490 Abandoned US20090170339A1 (en) | 2007-12-31 | 2008-05-22 | Reducing the creation of charge traps at gate dielectrics in mos transistors by performing a hydrogen treatment |
US12/916,681 Active US8119461B2 (en) | 2007-12-31 | 2010-11-01 | Reducing the creation of charge traps at gate dielectrics in MOS transistors by performing a hydrogen treatment |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/916,681 Active US8119461B2 (en) | 2007-12-31 | 2010-11-01 | Reducing the creation of charge traps at gate dielectrics in MOS transistors by performing a hydrogen treatment |
Country Status (2)
Country | Link |
---|---|
US (2) | US20090170339A1 (en) |
DE (1) | DE102007063270B4 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100102399A1 (en) * | 2008-10-29 | 2010-04-29 | Sangjin Hyun | Methods of Forming Field Effect Transistors and Devices Formed Thereby |
US20100270621A1 (en) * | 2009-04-23 | 2010-10-28 | Nec Electronics Corporation | Semiconductor device and method of manufacturing the semiconductor device |
US20110175176A1 (en) * | 2010-01-20 | 2011-07-21 | International Business Machines Corporation | High-k transistors with low threshold voltage |
CN102779743A (en) * | 2011-05-13 | 2012-11-14 | 台湾积体电路制造股份有限公司 | Fabrication methods of integrated semiconductor structure |
US20130256796A1 (en) * | 2012-03-29 | 2013-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mosfet with slective dopant deactivation underneath gate |
US20170141106A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor, semiconductor device and fabricating method thereof |
US9741814B2 (en) | 2010-10-29 | 2017-08-22 | Sony Corporation | Semiconductor device with fin transistors and manufacturing method of such semiconductor device |
CN107390102A (en) * | 2017-09-04 | 2017-11-24 | 云南电网有限责任公司电力科学研究院 | A kind of High-Field surface trap assessment system |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7785291B2 (en) * | 2005-03-01 | 2010-08-31 | Tulip Medical Ltd. | Bioerodible self-deployable intragastric implants |
US9012283B2 (en) * | 2011-05-16 | 2015-04-21 | International Business Machines Corporation | Integrated circuit (IC) chip having both metal and silicon gate field effect transistors (FETs) and method of manufacture |
US8420519B1 (en) * | 2011-11-01 | 2013-04-16 | GlobalFoundries, Inc. | Methods for fabricating integrated circuits with controlled P-channel threshold voltage |
US20130237046A1 (en) * | 2012-03-09 | 2013-09-12 | Chien-Ting Lin | Semiconductor process |
US9190488B1 (en) * | 2014-08-13 | 2015-11-17 | Globalfoundries Inc. | Methods of forming gate structure of semiconductor devices and the resulting devices |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4277320A (en) * | 1979-10-01 | 1981-07-07 | Rockwell International Corporation | Process for direct thermal nitridation of silicon semiconductor devices |
US5445975A (en) * | 1994-03-07 | 1995-08-29 | Advanced Micro Devices, Inc. | Semiconductor wafer with enhanced pre-process denudation and process-induced gettering |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6271573B1 (en) * | 1997-11-28 | 2001-08-07 | Kabushiki Kaisha Toshiba | Semiconductor device with gate structure and method of manufacturing the same |
US20040132253A1 (en) * | 2002-08-28 | 2004-07-08 | Fujitsu Limited | Manufacture method of semiconductor device with gate insulating films of different thickness |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3451908B2 (en) * | 1997-11-05 | 2003-09-29 | 信越半導体株式会社 | SOI wafer heat treatment method and SOI wafer |
US6352941B1 (en) * | 1998-08-26 | 2002-03-05 | Texas Instruments Incorporated | Controllable oxidation technique for high quality ultrathin gate oxide formation |
US6140688A (en) * | 1998-09-21 | 2000-10-31 | Advanced Micro Devices Inc. | Semiconductor device with self-aligned metal-containing gate |
US6255698B1 (en) * | 1999-04-28 | 2001-07-03 | Advanced Micro Devices, Inc. | Separately optimized gate structures for n-channel and p-channel transistors in an integrated circuit |
JP3621321B2 (en) * | 2000-01-17 | 2005-02-16 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
TW466606B (en) * | 2000-04-20 | 2001-12-01 | United Microelectronics Corp | Manufacturing method for dual metal gate electrode |
US6852645B2 (en) * | 2003-02-13 | 2005-02-08 | Texas Instruments Incorporated | High temperature interface layer growth for high-k gate dielectric |
US7157378B2 (en) * | 2004-07-06 | 2007-01-02 | Intel Corporation | Method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode |
-
2007
- 2007-12-31 DE DE102007063270A patent/DE102007063270B4/en not_active Expired - Fee Related
-
2008
- 2008-05-22 US US12/125,490 patent/US20090170339A1/en not_active Abandoned
-
2010
- 2010-11-01 US US12/916,681 patent/US8119461B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4277320A (en) * | 1979-10-01 | 1981-07-07 | Rockwell International Corporation | Process for direct thermal nitridation of silicon semiconductor devices |
US5445975A (en) * | 1994-03-07 | 1995-08-29 | Advanced Micro Devices, Inc. | Semiconductor wafer with enhanced pre-process denudation and process-induced gettering |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6271573B1 (en) * | 1997-11-28 | 2001-08-07 | Kabushiki Kaisha Toshiba | Semiconductor device with gate structure and method of manufacturing the same |
US20040132253A1 (en) * | 2002-08-28 | 2004-07-08 | Fujitsu Limited | Manufacture method of semiconductor device with gate insulating films of different thickness |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100102399A1 (en) * | 2008-10-29 | 2010-04-29 | Sangjin Hyun | Methods of Forming Field Effect Transistors and Devices Formed Thereby |
US20100270621A1 (en) * | 2009-04-23 | 2010-10-28 | Nec Electronics Corporation | Semiconductor device and method of manufacturing the semiconductor device |
US8269271B2 (en) * | 2009-04-23 | 2012-09-18 | Renesas Electronics Corporation | Hybrid planarFET and FinFET provided on a chip |
US20120315736A1 (en) * | 2009-04-23 | 2012-12-13 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the semiconductor device |
US8586437B2 (en) * | 2009-04-23 | 2013-11-19 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the semiconductor device |
US8598027B2 (en) | 2010-01-20 | 2013-12-03 | International Business Machines Corporation | High-K transistors with low threshold voltage |
US20110175176A1 (en) * | 2010-01-20 | 2011-07-21 | International Business Machines Corporation | High-k transistors with low threshold voltage |
US8927409B2 (en) | 2010-01-20 | 2015-01-06 | International Business Machines Corporation | High-k transistors with low threshold voltage |
US8541842B2 (en) | 2010-01-20 | 2013-09-24 | International Business Machines Corporation | High-k transistors with low threshold voltage |
US8674456B2 (en) | 2010-01-20 | 2014-03-18 | International Business Machines Corporation | High-K transistors with low threshold voltage |
US10373955B2 (en) | 2010-10-29 | 2019-08-06 | Sony Corporation | Semiconductor device with FIN transistors and manufacturing method of such semiconductor device |
US11824057B2 (en) | 2010-10-29 | 2023-11-21 | Sony Corporation | Semiconductor device with fin-type field effect transistor |
US11121133B2 (en) | 2010-10-29 | 2021-09-14 | Sony Corporation | Semiconductor device with fin transistors and manufacturing method of such semiconductor device |
US9741814B2 (en) | 2010-10-29 | 2017-08-22 | Sony Corporation | Semiconductor device with fin transistors and manufacturing method of such semiconductor device |
US10811416B2 (en) | 2010-10-29 | 2020-10-20 | Sony Corporation | Semiconductor device with fin transistors and manufacturing method of such semiconductor device |
CN102779743A (en) * | 2011-05-13 | 2012-11-14 | 台湾积体电路制造股份有限公司 | Fabrication methods of integrated semiconductor structure |
TWI456665B (en) * | 2011-05-13 | 2014-10-11 | Taiwan Semiconductor Mfg | Fabrication methods of integrated semiconductor structure |
US20120289040A1 (en) * | 2011-05-13 | 2012-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fabrication methods of integrated semiconductor structure |
US9082789B2 (en) * | 2011-05-13 | 2015-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fabrication methods of integrated semiconductor structure |
US9153662B2 (en) * | 2012-03-29 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOSFET with selective dopant deactivation underneath gate |
US10157985B2 (en) | 2012-03-29 | 2018-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOSFET with selective dopant deactivation underneath gate |
US10985246B2 (en) | 2012-03-29 | 2021-04-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOSFET with selective dopant deactivation underneath gate |
US20130256796A1 (en) * | 2012-03-29 | 2013-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mosfet with slective dopant deactivation underneath gate |
US10020304B2 (en) * | 2015-11-16 | 2018-07-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor, semiconductor device and fabricating method thereof |
US20200243520A1 (en) * | 2015-11-16 | 2020-07-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device |
US20170141106A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor, semiconductor device and fabricating method thereof |
US11699701B2 (en) * | 2015-11-16 | 2023-07-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device |
CN107390102A (en) * | 2017-09-04 | 2017-11-24 | 云南电网有限责任公司电力科学研究院 | A kind of High-Field surface trap assessment system |
Also Published As
Publication number | Publication date |
---|---|
US20110045665A1 (en) | 2011-02-24 |
DE102007063270A1 (en) | 2009-07-02 |
US8119461B2 (en) | 2012-02-21 |
DE102007063270B4 (en) | 2011-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8119461B2 (en) | Reducing the creation of charge traps at gate dielectrics in MOS transistors by performing a hydrogen treatment | |
US8367495B2 (en) | Method for forming CMOS transistors having metal-containing gate electrodes formed on a high-K gate dielectric material | |
US8669151B2 (en) | High-K metal gate electrode structures formed at different process stages of a semiconductor device | |
US8440559B2 (en) | Work function adjustment in high-K metal gate electrode structures by selectively removing a barrier layer | |
US8932930B2 (en) | Enhancing integrity of a high-K gate stack by protecting a liner at the gate bottom during gate head exposure | |
US8343837B2 (en) | Work function adjustment in a high-k gate electrode structure after transistor fabrication by using lanthanum | |
US8674416B2 (en) | Semiconductor device with reduced threshold variability having a threshold adjusting semiconductor alloy in the device active region | |
US8378432B2 (en) | Maintaining integrity of a high-K gate stack by an offset spacer used to determine an offset of a strain-inducing semiconductor alloy | |
US8198147B2 (en) | Superior fill conditions in a replacement gate approach by using a tensile stressed overlayer | |
US8349694B2 (en) | Enhanced confinement of high-K metal gate electrode structures by reducing material erosion of a dielectric cap layer upon forming a strain-inducing semiconductor alloy | |
US20110127590A1 (en) | Increasing stability of a high-k gate dielectric of a high-k gate stack by an oxygen rich titanium nitride cap layer | |
WO2006067099A1 (en) | Transistor device and method of manufacture thereof | |
US8198152B2 (en) | Transistors comprising high-k metal gate electrode structures and adapted channel semiconductor materials | |
JP5669752B2 (en) | Reducing threshold voltage variation by reducing deposition non-uniformity in transistors with channel semiconductor alloys | |
US20130307090A1 (en) | Adjusting of strain caused in a transistor channel by semiconductor material provided for the threshold adjustment | |
US7994037B2 (en) | Gate dielectrics of different thickness in PMOS and NMOS transistors | |
US8293610B2 (en) | Semiconductor device comprising a metal gate stack of reduced height and method of forming the same | |
US20120238086A1 (en) | Reducing equivalent thickness of high-k dielectrics in field effect transistors by performing a low temperature anneal | |
US8609482B2 (en) | Enhancing interface characteristics between a channel semiconductor alloy and a gate dielectric by an oxidation process | |
US8324091B2 (en) | Enhancing integrity of a high-k gate stack by confining a metal cap layer after deposition | |
US8143132B2 (en) | Transistor including a high-K metal gate electrode structure formed on the basis of a simplified spacer regime |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED MICRO DEVICES, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TRENTZSCH, MARTIN;KAMMLER, THORSTEN;STEPHAN, ROLF;REEL/FRAME:020984/0845 Effective date: 20080207 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 Owner name: GLOBALFOUNDRIES INC.,CAYMAN ISLANDS Free format text: AFFIRMATION OF PATENT ASSIGNMENT;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:023120/0426 Effective date: 20090630 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871 Effective date: 20181126 |