US20090017584A1 - Process for finfet spacer formation - Google Patents
Process for finfet spacer formation Download PDFInfo
- Publication number
- US20090017584A1 US20090017584A1 US11/776,710 US77671007A US2009017584A1 US 20090017584 A1 US20090017584 A1 US 20090017584A1 US 77671007 A US77671007 A US 77671007A US 2009017584 A1 US2009017584 A1 US 2009017584A1
- Authority
- US
- United States
- Prior art keywords
- spacer
- finfet
- capping
- gate
- finfet structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 125000006850 spacer group Chemical group 0.000 title claims abstract description 45
- 238000000034 method Methods 0.000 title claims abstract description 19
- 230000015572 biosynthetic process Effects 0.000 title abstract description 4
- 239000000463 material Substances 0.000 claims abstract description 38
- 239000002019 doping agent Substances 0.000 claims abstract description 7
- 238000000151 deposition Methods 0.000 claims abstract description 5
- 150000002500 ions Chemical class 0.000 claims abstract description 5
- 239000004065 semiconductor Substances 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 239000013078 crystal Substances 0.000 claims description 4
- 150000004767 nitrides Chemical group 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000000758 substrate Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910020286 SiOxNy Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- -1 Ta2O5 Chemical class 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- This invention generally relates to finFET spacer formation.
- FinFET generally refers to a nonplanar, double-gate transistor.
- Integrated circuits that include FinFETs may be fabricated on a bulk silicon substrate or, more commonly, on a silicon-on.insulator (SOI) wafer that includes an active SOI layer of a single crystal semiconductor, such as silicon, a semiconductor substrate, and a buried insulator layer, e.g., a buried oxide layer that separates and electrically isolates the semiconductor substrate from the SOI layer.
- SOI silicon-on.insulator
- Each FinFET generally includes a narrow vertical fin body of single crystal semiconductor material with vertically-projecting sidewalls.
- a gate contact or electrode intersects a channel region of the fin body and is isolated electrically from the fin body by a thin gate dielectric layer. At opposite ends of the fin body are heavily-doped source/drain regions.
- Conventional methods of forming the fin body utilize subtractive techniques in which a uniform thick layer of single crystal silicon in patterned by masking and etching with process likereactive ion etching (RIE).
- the width of the fin body is related to the line width of a resist mask or a hard mask.
- the nominal line width is specified either by photolithographic techniques or by sidewall image transfer from an overlying spacer but may be influenced by other factors.
- Forming the spacer around the gate is essential for finFET fabrication. However, given the three dimensional structure of the finFET, current processes for forming the finFET are difficult to employ because the spacer is undesirably formed about the source and the drain regions.
- the shortcomings of the prior art are overcome and additional advantges are provided through the provision of a process for forming the spacer in the finFET structure.
- the process includes providing a finFET structure free of a spacer material, the finFET structure comprising at least one vertical fin body formed of a single crystal semiconductor material with vertically-projecting sidewalls, source and drain regions at opposite end of the fin body; and a gate structure intersecting a channel region of the fin body and electrically isolated from the fin body; depositing, in order, a conformal liner material, a conformal spacer material, and a conformal capping material onto the finFET structure; tilt implanting dopant ions into portions of the capping layer about the gate structure; selectively removing undoped capping material about the source and drain regions; selectively removing exposed portions of the spacer material; selectively removing exposed portions of the capping material; anisotropically removing a portion of the spacer material so as to expose a top surface of the gate material and isolate the spacer
- FIG. 1 illustrates a top down view of a finFET structure
- FIG. 2 illustrates a cross sectional view of a finFET structure taken along lines 2 - 2 of FIG. 1 ;
- FIG. 3 illustrates a top down view of the finFET structure of FIG. 1 after deposition of a liner layer, a spacer layer, and a capping layer;
- FIG. 4 illustrated a cross sectional view of the finFET structure taken along lines 4 - 4 of FIG. 3 ;
- FIG. 5 illustrates a top down view of the finFET structure after tilted ion implantation of dopants in to the capping layer disposed about the gate;
- FIG. 6 illustrates a cross sectional view of the finFET structure taken along lines 6 - 6 of FIG. 5 ;
- FIG. 7 illustrates a top down view of the finFET structure after selective removal of undoped capping layer about the source and drain regions;
- FIG. 8 illustrates a cross sectional view of the finFET structure taken along lines 8 - 8 of FIG. 7 ;
- FIG. 9 illustrates a top down view of the finFET structure after removal of the exposed spacer layer
- FIG. 10 illustrates a cross sectional view of the finFET structure taken along lines 10 - 10 of FIG. 9 ;
- FIG. 11 illustrated a top down view of the finFET structure after removal of the capping layer
- FIG. 12 illustrates a cross sectional view of the finFET structure taken along lines along lines 12 - 12 of FIG. 11 ;
- FIG. 13 illustrates a top down view of the finFET structure after removal of the spacer layer to expose the gate sructure
- FIG. 14 illustrates a cross sectional view of the finFET structure taken along lines 14 - 14 of FIG. 13 ;
- FIG. 15 illustrates a top down view of the finFET structure after removal of the liner layer
- FIG. 16 illustrates a cross sectional view of the finFET structure taken along lines 16 - 16 of FIG. 15 ;
- the illustrated finFET structure is fabricated on a silicon substrate 102 having a buried oxide layer 104 and includes a silicon source island 106 and a drain island 108 connected by a silicon fin 110 .
- the source, drain, and fin are covered by a dielectric layer 112 (hard mask), and a gate 114 is formed that extends across the fin 110 .
- the fin is isolated from gate 114 by gate oxide and the hard mask 112 .
- the gate 114 may compromise an oxide (i.e., SiO 2 ) grown from either a dry oxygen ambient or steam or a deposited layer of SiO 2 .
- the gate dielectric 114 may be formed from any of the many candidates high dielectric constant (high-k) materials, including but not limited to Si 3 N 4 , silicon oxynitride (SiO x N y ), a gate dielectric stack of SiO 2 and Si 3 N 4 , and metal oxides like Ta 2 O 5 , as recognized by persons of ordinary skill in the art.
- the fin 110 extends horizonatally on the substrate with the gates in planes on either side of the fin.
- a liner layer 120 , a spacer layer 122 , and a capping layer 124 are conformly desposited onto the finFET structure 100 .
- the liner layer can be an oxide material; the spacer layer may be formed of nitride (e.g., Si 3 N 4 ); and the capping layer is polysilcon.
- the conformal depositon of the various layers can be deposited by a conventional deposition process, such as chemical vapor desposition (CVD) or plasma-assisted CVD.
- the polysilicon layer can be deposited, for example, under the condition fo 1 Torr and 620° C, in the mixed gas of SiH 4 , N 2 , and H 2 .
- tilted ion implantation of the capping layer 126 about the gate structure 114 is illustrated.
- a high concentration of a dopant is tilt implanted by implantation.
- the dopant may be selected from Boron (B), borofluoride (BF 2 ) or a combination of these elements, and may be introduced at an atomic concentration ranging from about 1E18 to 2E20 cm ⁇ 3 to about cm ⁇ 3 .
- the undoped capping layer 126 is selectively removed from about the source and drain regions 106 , 108 , therby exposing the underlying spacer layer 124 in those area.
- the undoped portions of the capping layer 126 can be removed using a selective etch process.
- the exposed portions of the spacer layer 124 about the source and drain regions 106 , 108 is selectively removed with an anistrophic etch process such as by RIE, thereby exposing portions of the liner layer 122 , i.e., exposing portions of the liner layer 122 about the source and drain regions 106 , 108 .
- the capping layer 122 is then removed from the gate structure to expose the spacer layer 124 on the gate structure 114 .
- a portion of the spacer layer 124 is removed by RIE so as to expose the gate polysilicon structure 114 while maintaining the spacer layer 124 on sidewalls of gate structure 114 .
- the remaining liner material is removed so as to form the spacer using oxide selective plasma etches or wet etches (e.g. hot phosphoric acid).
- oxide selective plasma etches or wet etches e.g. hot phosphoric acid
- the process generally includes conformally depositing on a finFET structure a liner layer, spacer layer and polysilicon layer; implanting ions into the polysilicon surrounding the gate; selectively removing undoped poly about the source and drain regions; removing the exposed spacer film, removing the doped polysilcon film; and removing a portion of the spacer layer such that the gate material is exposed.
Abstract
Description
- 1. FIELD OF THE INVENTION
- This invention generally relates to finFET spacer formation.
- 2. DESCRIPTION OF BACKGROUND
- The term FinFET generally refers to a nonplanar, double-gate transistor. Integrated circuits that include FinFETs may be fabricated on a bulk silicon substrate or, more commonly, on a silicon-on.insulator (SOI) wafer that includes an active SOI layer of a single crystal semiconductor, such as silicon, a semiconductor substrate, and a buried insulator layer, e.g., a buried oxide layer that separates and electrically isolates the semiconductor substrate from the SOI layer. Each FinFET generally includes a narrow vertical fin body of single crystal semiconductor material with vertically-projecting sidewalls. A gate contact or electrode intersects a channel region of the fin body and is isolated electrically from the fin body by a thin gate dielectric layer. At opposite ends of the fin body are heavily-doped source/drain regions.
- Conventional methods of forming the fin body utilize subtractive techniques in which a uniform thick layer of single crystal silicon in patterned by masking and etching with process likereactive ion etching (RIE). The width of the fin body is related to the line width of a resist mask or a hard mask. The nominal line width is specified either by photolithographic techniques or by sidewall image transfer from an overlying spacer but may be influenced by other factors. Forming the spacer around the gate is essential for finFET fabrication. However, given the three dimensional structure of the finFET, current processes for forming the finFET are difficult to employ because the spacer is undesirably formed about the source and the drain regions.
- Accordingly, there is a need for fabrication processes for spacer formation in finFET structures.
- The shortcomings of the prior art are overcome and additional advantges are provided through the provision of a process for forming the spacer in the finFET structure. The process includes providing a finFET structure free of a spacer material, the finFET structure comprising at least one vertical fin body formed of a single crystal semiconductor material with vertically-projecting sidewalls, source and drain regions at opposite end of the fin body; and a gate structure intersecting a channel region of the fin body and electrically isolated from the fin body; depositing, in order, a conformal liner material, a conformal spacer material, and a conformal capping material onto the finFET structure; tilt implanting dopant ions into portions of the capping layer about the gate structure; selectively removing undoped capping material about the source and drain regions; selectively removing exposed portions of the spacer material; selectively removing exposed portions of the capping material; anisotropically removing a portion of the spacer material so as to expose a top surface of the gate material and isolate the spacer material to sidewalls of the gate structure; and removing the liner from the fin to form the spacer on the finFET structure.
- Additional features antd advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with advantages and features, refer to the description and to the drawings.
- The subject matter, which is regarded as the invention, is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 illustrates a top down view of a finFET structure; -
FIG. 2 illustrates a cross sectional view of a finFET structure taken along lines 2-2 ofFIG. 1 ; -
FIG. 3 illustrates a top down view of the finFET structure ofFIG. 1 after deposition of a liner layer, a spacer layer, and a capping layer; -
FIG. 4 illustrated a cross sectional view of the finFET structure taken along lines 4-4 ofFIG. 3 ; -
FIG. 5 illustrates a top down view of the finFET structure after tilted ion implantation of dopants in to the capping layer disposed about the gate; -
FIG. 6 illustrates a cross sectional view of the finFET structure taken along lines 6-6 ofFIG. 5 ; -
FIG. 7 illustrates a top down view of the finFET structure after selective removal of undoped capping layer about the source and drain regions; -
FIG. 8 illustrates a cross sectional view of the finFET structure taken along lines 8-8 ofFIG. 7 ; -
FIG. 9 illustrates a top down view of the finFET structure after removal of the exposed spacer layer; -
FIG. 10 illustrates a cross sectional view of the finFET structure taken along lines 10-10 ofFIG. 9 ; -
FIG. 11 illustrated a top down view of the finFET structure after removal of the capping layer; -
FIG. 12 illustrates a cross sectional view of the finFET structure taken along lines along lines 12-12 ofFIG. 11 ; -
FIG. 13 illustrates a top down view of the finFET structure after removal of the spacer layer to expose the gate sructure; -
FIG. 14 illustrates a cross sectional view of the finFET structure taken along lines 14-14 ofFIG. 13 ; -
FIG. 15 illustrates a top down view of the finFET structure after removal of the liner layer; -
FIG. 16 illustrates a cross sectional view of the finFET structure taken along lines 16-16 ofFIG. 15 ; - The detailed description explains the preferred embodiments of the invention, together with advantages and features, by way of example with reference to the drawings.
- Disclosed herein are processes for forming the spacer of a finFET structure. It should be noted, however, the process decribed herein for forming the spacer are equally applicable to any fin-based, multigate transistor architecture regardless of number of gates. Moreover, the present invention may be practiced in conjunction with a various integrated circuit techniques that are conventionally used in the art, and only so much of the commonly practiced process steps are included herein as much as necessary to provide an understanding the present invention.
- As shown in
FIGS. 1 and 2 , the illustrated finFET structure, generally designated byreference numeral 100, is fabricated on asilicon substrate 102 having a buriedoxide layer 104 and includes asilicon source island 106 and adrain island 108 connected by asilicon fin 110. The source, drain, and fin are covered by a dielectric layer 112 (hard mask), and agate 114 is formed that extends across thefin 110. The fin is isolated fromgate 114 by gate oxide and thehard mask 112. Thegate 114 may compromise an oxide (i.e., SiO2) grown from either a dry oxygen ambient or steam or a deposited layer of SiO2. Alternatively, the gate dielectric 114 may be formed from any of the many candidates high dielectric constant (high-k) materials, including but not limited to Si3N4, silicon oxynitride (SiOxNy), a gate dielectric stack of SiO2 and Si3N4, and metal oxides like Ta2O5, as recognized by persons of ordinary skill in the art. Thefin 110 extends horizonatally on the substrate with the gates in planes on either side of the fin. - The following discussion illustrates a method of fabricating a spacer for the structure shown in
FIGS. 1 and 2 . InFIGS. 3 and 4 , a liner layer 120, aspacer layer 122, and acapping layer 124 are conformly desposited onto thefinFET structure 100. By way of example, the liner layer can be an oxide material; the spacer layer may be formed of nitride (e.g., Si3N4); and the capping layer is polysilcon. The conformal depositon of the various layers can be deposited by a conventional deposition process, such as chemical vapor desposition (CVD) or plasma-assisted CVD. The polysilicon layer can be deposited, for example, under the condition fo 1 Torr and 620° C, in the mixed gas of SiH4, N2, and H2. - In
FIGS. 5 and 6 , tilted ion implantation of thecapping layer 126 about thegate structure 114 is illustrated. To that end, a high concentration of a dopant is tilt implanted by implantation. The dopant may be selected from Boron (B), borofluoride (BF2) or a combination of these elements, and may be introduced at an atomic concentration ranging from about 1E18 to 2E20 cm−3 to about cm−3. - In
FIGS. 7 and 8 , theundoped capping layer 126 is selectively removed from about the source anddrain regions underlying spacer layer 124 in those area. The undoped portions of thecapping layer 126 can be removed using a selective etch process. - In
FIGS. 9 and 10 , the exposed portions of thespacer layer 124 about the source anddrain regions liner layer 122, i.e., exposing portions of theliner layer 122 about the source anddrain regions - In
FIGS. 11 and 12 , thecapping layer 122 is then removed from the gate structure to expose thespacer layer 124 on thegate structure 114. - In
FIGS. 13 and 14 , a portion of thespacer layer 124 is removed by RIE so as to expose thegate polysilicon structure 114 while maintaining thespacer layer 124 on sidewalls ofgate structure 114. - In
FIGS. 15 and 16 , the remaining liner material is removed so as to form the spacer using oxide selective plasma etches or wet etches (e.g. hot phosphoric acid). - In summary, the process generally includes conformally depositing on a finFET structure a liner layer, spacer layer and polysilicon layer; implanting ions into the polysilicon surrounding the gate; selectively removing undoped poly about the source and drain regions; removing the exposed spacer film, removing the doped polysilcon film; and removing a portion of the spacer layer such that the gate material is exposed.
- The flow diagrams depicted herein are just examples. There may be many variations to these diagrams or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order, or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- While the preferred embodiments to the invention has been described, it will be understood that those skilled in the art, both now and in the future, may make various improvement and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/776,710 US7476578B1 (en) | 2007-07-12 | 2007-07-12 | Process for finFET spacer formation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/776,710 US7476578B1 (en) | 2007-07-12 | 2007-07-12 | Process for finFET spacer formation |
Publications (2)
Publication Number | Publication Date |
---|---|
US7476578B1 US7476578B1 (en) | 2009-01-13 |
US20090017584A1 true US20090017584A1 (en) | 2009-01-15 |
Family
ID=40223862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/776,710 Active US7476578B1 (en) | 2007-07-12 | 2007-07-12 | Process for finFET spacer formation |
Country Status (1)
Country | Link |
---|---|
US (1) | US7476578B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104103504A (en) * | 2013-04-03 | 2014-10-15 | 中芯国际集成电路制造(上海)有限公司 | Preparation method for semiconductor device |
US20150287827A1 (en) * | 2014-04-04 | 2015-10-08 | International Business Machines Corporation | Robust gate spacer for semiconductor devices |
JP2017535053A (en) * | 2014-09-26 | 2017-11-24 | インテル・コーポレーション | Selective gate spacers for semiconductor devices. |
US9923054B2 (en) * | 2011-12-31 | 2018-03-20 | Intel Corporation | Fin structure having hard mask etch stop layers underneath gate sidewall spacers |
US10304940B1 (en) * | 2017-11-30 | 2019-05-28 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
US11322601B2 (en) | 2017-11-30 | 2022-05-03 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
DE102016100273B4 (en) | 2015-11-02 | 2024-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8716797B2 (en) | 2009-11-03 | 2014-05-06 | International Business Machines Corporation | FinFET spacer formation by oriented implantation |
US8232164B2 (en) | 2010-10-29 | 2012-07-31 | International Business Machines Corporation | Damascene method of forming a semiconductor structure and a semiconductor structure with multiple fin-shaped channel regions having different widths |
KR20150089092A (en) * | 2011-09-30 | 2015-08-04 | 인텔 코포레이션 | Non-planar transistors and methods of fabrication thereof |
US8722501B2 (en) | 2011-10-18 | 2014-05-13 | United Microelectronics Corp. | Method for manufacturing multi-gate transistor device |
US8557648B2 (en) | 2012-01-11 | 2013-10-15 | International Business Machines Corporation | Recessed source and drain regions for FinFETs |
US9368628B2 (en) | 2012-07-05 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with high mobility and strain channel |
US9123772B2 (en) | 2013-10-02 | 2015-09-01 | GlobalFoundries, Inc. | FinFET fabrication method |
FR3025939B1 (en) * | 2014-09-17 | 2016-10-28 | Commissariat Energie Atomique | SURFACE ETCHING METHOD OF A THREE DIMENSIONAL STRUCTURE |
US9793379B2 (en) | 2014-12-12 | 2017-10-17 | International Business Machines Corporation | FinFET spacer without substrate gouging or spacer foot |
US9564370B1 (en) | 2015-10-20 | 2017-02-07 | International Business Machines Corporation | Effective device formation for advanced technology nodes with aggressive fin-pitch scaling |
KR102558829B1 (en) | 2016-06-13 | 2023-07-25 | 삼성전자주식회사 | Semiconductor device including a gate dielectric structure |
US9876097B2 (en) | 2016-06-14 | 2018-01-23 | International Business Machines Corporation | Selectively formed gate sidewall spacer |
US10468412B2 (en) | 2016-06-28 | 2019-11-05 | International Business Machines Corporation | Formation of a semiconductor device with selective nitride grown on conductor |
US10622454B2 (en) | 2016-06-30 | 2020-04-14 | International Business Machines Corporation | Formation of a semiconductor device with RIE-free spacers |
US9842914B1 (en) | 2016-08-19 | 2017-12-12 | International Business Machines Corporation | Nanosheet FET with wrap-around inner spacer |
US10002762B2 (en) * | 2016-09-09 | 2018-06-19 | International Business Machines Corporation | Multi-angled deposition and masking for custom spacer trim and selected spacer removal |
US9704754B1 (en) | 2016-09-22 | 2017-07-11 | International Business Machines Corporation | Self-aligned spacer for cut-last transistor fabrication |
US10541318B2 (en) | 2017-04-28 | 2020-01-21 | International Business Machines Corporation | Prevention of extension narrowing in nanosheet field effect transistors |
US10832960B2 (en) | 2019-02-07 | 2020-11-10 | International Business Machines Corporation | Quadruple gate dielectric for gate-all-around transistors |
US10763177B1 (en) | 2019-03-01 | 2020-09-01 | International Business Machines Corporation | I/O device for gate-all-around transistors |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793082A (en) * | 1995-04-25 | 1998-08-11 | International Business Machines Corporation | Self-aligned gate sidewall spacer in a corrugated FET |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6774437B2 (en) * | 2002-01-07 | 2004-08-10 | International Business Machines Corporation | Fin-based double poly dynamic threshold CMOS FET with spacer gate and method of fabrication |
US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
US6924178B2 (en) * | 2003-12-08 | 2005-08-02 | International Business Machines Corporation | Oxide/nitride stacked in FinFET spacer process |
US6946377B2 (en) * | 2003-10-29 | 2005-09-20 | Texas Instruments Incorporated | Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same |
US6951783B2 (en) * | 2003-10-28 | 2005-10-04 | Freescale Semiconductor, Inc. | Confined spacers for double gate transistor semiconductor fabrication process |
US6951784B1 (en) * | 2004-08-05 | 2005-10-04 | International Business Machines Corporation | Three-mask method of constructing the final hard mask used for etching the silicon fins for FinFETs |
US7056773B2 (en) * | 2004-04-28 | 2006-06-06 | International Business Machines Corporation | Backgated FinFET having different oxide thicknesses |
US20060180866A1 (en) * | 2005-02-15 | 2006-08-17 | International Business Machines Corporation | Structure and method for manufacturing strained finfet |
US7105390B2 (en) * | 2003-12-30 | 2006-09-12 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US20070057325A1 (en) * | 2005-09-13 | 2007-03-15 | International Business Machines Corporation | Semiconductor FinFET structures with encapsulated gate electrodes and methods for forming such semiconductor FinFET structures |
US20070082437A1 (en) * | 2005-10-07 | 2007-04-12 | International Business Machines Corporation | Methods for fabricating a semiconductor structure using a mandrel and semiconductor structures formed thereby |
-
2007
- 2007-07-12 US US11/776,710 patent/US7476578B1/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793082A (en) * | 1995-04-25 | 1998-08-11 | International Business Machines Corporation | Self-aligned gate sidewall spacer in a corrugated FET |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6774437B2 (en) * | 2002-01-07 | 2004-08-10 | International Business Machines Corporation | Fin-based double poly dynamic threshold CMOS FET with spacer gate and method of fabrication |
US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
US6951783B2 (en) * | 2003-10-28 | 2005-10-04 | Freescale Semiconductor, Inc. | Confined spacers for double gate transistor semiconductor fabrication process |
US6946377B2 (en) * | 2003-10-29 | 2005-09-20 | Texas Instruments Incorporated | Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same |
US6924178B2 (en) * | 2003-12-08 | 2005-08-02 | International Business Machines Corporation | Oxide/nitride stacked in FinFET spacer process |
US7105390B2 (en) * | 2003-12-30 | 2006-09-12 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US7056773B2 (en) * | 2004-04-28 | 2006-06-06 | International Business Machines Corporation | Backgated FinFET having different oxide thicknesses |
US6951784B1 (en) * | 2004-08-05 | 2005-10-04 | International Business Machines Corporation | Three-mask method of constructing the final hard mask used for etching the silicon fins for FinFETs |
US20060180866A1 (en) * | 2005-02-15 | 2006-08-17 | International Business Machines Corporation | Structure and method for manufacturing strained finfet |
US20070057325A1 (en) * | 2005-09-13 | 2007-03-15 | International Business Machines Corporation | Semiconductor FinFET structures with encapsulated gate electrodes and methods for forming such semiconductor FinFET structures |
US20070082437A1 (en) * | 2005-10-07 | 2007-04-12 | International Business Machines Corporation | Methods for fabricating a semiconductor structure using a mandrel and semiconductor structures formed thereby |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9923054B2 (en) * | 2011-12-31 | 2018-03-20 | Intel Corporation | Fin structure having hard mask etch stop layers underneath gate sidewall spacers |
CN104103504A (en) * | 2013-04-03 | 2014-10-15 | 中芯国际集成电路制造(上海)有限公司 | Preparation method for semiconductor device |
US20150287827A1 (en) * | 2014-04-04 | 2015-10-08 | International Business Machines Corporation | Robust gate spacer for semiconductor devices |
US9570554B2 (en) * | 2014-04-04 | 2017-02-14 | International Business Machines Corporation | Robust gate spacer for semiconductor devices |
US9929255B2 (en) | 2014-04-04 | 2018-03-27 | International Business Machines Corporation | Robust gate spacer for semiconductor devices |
US11532724B2 (en) | 2014-09-26 | 2022-12-20 | Intel Corporation | Selective gate spacers for semiconductor devices |
JP2017535053A (en) * | 2014-09-26 | 2017-11-24 | インテル・コーポレーション | Selective gate spacers for semiconductor devices. |
US10971600B2 (en) | 2014-09-26 | 2021-04-06 | Intel Corporation | Selective gate spacers for semiconductor devices |
DE102016100273B4 (en) | 2015-11-02 | 2024-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure |
US10304940B1 (en) * | 2017-11-30 | 2019-05-28 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
US11322601B2 (en) | 2017-11-30 | 2022-05-03 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
US11799015B2 (en) | 2017-11-30 | 2023-10-24 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
US10615265B2 (en) | 2017-11-30 | 2020-04-07 | Intel Corporation | Gate cut and fin trim isolation for advanced integrated circuit structure fabrication |
Also Published As
Publication number | Publication date |
---|---|
US7476578B1 (en) | 2009-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7476578B1 (en) | Process for finFET spacer formation | |
US10032915B2 (en) | Non-planar transistors and methods of fabrication thereof | |
US7629220B2 (en) | Method for forming a semiconductor device and structure thereof | |
US9741716B1 (en) | Forming vertical and horizontal field effect transistors on the same substrate | |
US10840329B1 (en) | Nanosheet transistor having improved bottom isolation | |
KR101802715B1 (en) | Semiconductor device and manufacturing method thereof | |
US8420464B2 (en) | Spacer as hard mask scheme for in-situ doping in CMOS finFETs | |
US10224326B2 (en) | Fin cut during replacement gate formation | |
US7101763B1 (en) | Low capacitance junction-isolation for bulk FinFET technology | |
US8022483B2 (en) | Semiconductor and manufacturing method for the same | |
US7902000B2 (en) | MugFET with stub source and drain regions | |
US20180269301A1 (en) | Field effect transistor air-gap spacers with an etch-stop layer | |
WO2006047116A1 (en) | Nonplanar device with thinned lower body portion and method of fabrication | |
US10903369B2 (en) | Transistor channel having vertically stacked nanosheets coupled by fin-shaped bridge regions | |
EP1984948A1 (en) | Cmos devices with hybrid channel orientations, and method for fabricating the same | |
US10680082B2 (en) | Vertical FET process with controlled gate length and self-aligned junctions | |
US10297507B2 (en) | Self-aligned vertical field-effect transistor with epitaxially grown bottom and top source drain regions | |
US11189713B2 (en) | Nanosheet transistor having wrap-around bottom isolation | |
US10586741B2 (en) | Gate height and spacer uniformity | |
US10818751B2 (en) | Nanosheet transistor barrier for electrically isolating the substrate from the source or drain regions | |
US10290712B1 (en) | LDMOS finFET structures with shallow trench isolation inside the fin | |
US7217604B2 (en) | Structure and method for thin box SOI device | |
US20050196924A1 (en) | Semiconductor device and its manufacture method | |
US6184090B1 (en) | Fabrication method for a vertical MOS transistor | |
US20130221444A1 (en) | Semiconductor device and manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;LI, XI;WISE, RICHARD S.;REEL/FRAME:019558/0840 Effective date: 20070705 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |