US20080237641A1 - Surrounded-Channel Transistors with Directionally Etched Gate or Insulator Formation Regions - Google Patents
Surrounded-Channel Transistors with Directionally Etched Gate or Insulator Formation Regions Download PDFInfo
- Publication number
- US20080237641A1 US20080237641A1 US12/136,957 US13695708A US2008237641A1 US 20080237641 A1 US20080237641 A1 US 20080237641A1 US 13695708 A US13695708 A US 13695708A US 2008237641 A1 US2008237641 A1 US 2008237641A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor material
- doped
- impurity
- silicon
- regions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000012212 insulator Substances 0.000 title description 13
- 230000015572 biosynthetic process Effects 0.000 title description 6
- 239000004065 semiconductor Substances 0.000 claims abstract description 141
- 239000000463 material Substances 0.000 claims abstract description 126
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 239000002019 doping agent Substances 0.000 claims abstract description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 79
- 229910052710 silicon Inorganic materials 0.000 claims description 79
- 239000010703 silicon Substances 0.000 claims description 79
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 78
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical group [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 78
- 238000002955 isolation Methods 0.000 claims description 24
- 125000006850 spacer group Chemical group 0.000 claims description 15
- 238000005530 etching Methods 0.000 abstract description 19
- 238000009413 insulation Methods 0.000 abstract description 7
- 238000000034 method Methods 0.000 description 32
- 230000008569 process Effects 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 15
- 150000002500 ions Chemical class 0.000 description 9
- 230000000694 effects Effects 0.000 description 7
- 229910052732 germanium Inorganic materials 0.000 description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/914—Doping
- Y10S438/924—To facilitate selective etching
Definitions
- This invention generally relates to semiconductor devices and methods of fabricating the same and, more specifically, to transistors with surrounded channel regions and methods of fabrication therefor.
- transistors As the size of transistors has decreased, short channel effects may extend relatively deep into the devices. In particular, as junction depths have become shallow, leakage current and source/drain resistance have generally increased. In addition, the performance of transistors is closely related with drive currents and the drive current of transistors has generally decreased with reduced channel width.
- transistors with various structures have been introduced.
- a partially insulated field effect transistor PiFET
- an insulating layer is formed under a channel and has a structure capable of preventing a punch-through phenomenon between source and drain.
- this structure is generally not suitable for a high-performance transistor because the reduction of a drain current due to the reduction of the channel width still remains a problem.
- a gate surrounds a channel.
- a gate electrode is formed in two sides or three sides of a fin-shaped channel, thus increasing the channel length without unduly increasing the planar area of the transistor.
- a fin field effect transistor (FinFET) having an active region with a fin-shaped extending vertically can reduce the width of a fin needed to form a fully depleted channel. As a result, short channel effect can be reduced.
- Techniques for fabricating gate all around type transistors are disclosed in Korean Patent Application No. 2001-0019525 entitled “A SEMICONDUCTOR DEVICE HAVING GATE ALL AROUND TYPE TRANSISTOR AND METHOD OF FABRICATING THE SAME” and U.S. Pat. No. 6,605,847 entitled “SEMICONDUCTOR DEVICE HAVING GATE ALL AROUND TYPE TRANSISTOR AND METHOD OF FORMING THE SAME”.
- FIGS. 1A to 4A are plan views illustrating a fabricating method of a conventional gate all around type transistor
- FIGS. 1B to 4B and 1 C to 4 C are cross-sectional views of the structures illustrated in FIGS. 1A to 4A in X and Y directions, respectively.
- an active layer pattern is formed on a lower substrate 10 and a buried oxide layer 12 .
- the active layer pattern includes a stacked structure including a silicon-germanium layer 14 and a silicon layer 16 .
- a surface of the active layer pattern is oxidized to form an insulating layer 18 . Referring to FIGS.
- the etch barrier layer in a gate region is removed to form an etch barrier pattern 20 .
- a portion of the insulating layer 18 covering the gate region is removed to expose the silicon-germanium layer 14 and the silicon layer 16 .
- the silicon-germanium layer 14 is selectively removed to form a hollow 24 using an isotropic etch process. Because an isotropic etch process is performed to form the hollow 24 , the gate region preferable is narrow in exposed width. In order to secure a desired channel length, it is typically required to expose a narrower width than the desired channel length.
- a gate insulating layer 26 is formed on a surface of an exposed silicon layer 16 .
- a conductive layer 28 that fills in the gate region and the hollow is formed.
- the conductive layer 28 is removed using an anisotropic etch process or a chemical mechanical polishing (CMP) method to expose the etch barrier pattern 20 .
- CMP chemical mechanical polishing
- the exposed etch barrier layer 20 is removed to expose an active pattern.
- a gate electrode 30 is formed on the active pattern.
- the gate electrode extends along sidewalls of the active pattern and fills in the hollow 24 . Accordingly, a channel may be formed at three sides of the active pattern as well as the hollow. Source/drains may be formed at an active region at both sides of the gate electrode.
- a channel length in the hollow is different from that in three sides of the active pattern.
- an isotropic etch process is performed in source/drain directions. If the active pattern is thick in the hollow in order to increase a channel width, under-cut will be more pronounced in the source/drain directions. As a result, as the channel width is increased, a width difference of a gate electrode between the hollow and an upper portion of the active pattern is increased.
- a transistor in some embodiments of the present invention, includes spaced-apart impurity-doped first semiconductor material regions, e.g., impurity-doped silicon-germanium regions, disposed on a substrate.
- a second semiconductor material region e.g., a silicon region, is disposed on and extends between the spaced-apart impurity-doped first semiconductor material regions.
- a gate insulating layer conforms to at least a top surface and sidewalls of a portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
- a gate electrode is disposed on the gate insulating layer on the at least a top surface and sidewalls of the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- Source/drain regions are disposed in the second semiconductor material region on respective sides of the gate electrode.
- the impurity-doped first semiconductor material regions may have a different dopant concentration than the source/drain regions.
- the gate electrode surrounds the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
- an insulating region is disposed between the substrate and the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
- the impurity-doped first semiconductor material regions include a first pair of spaced-apart impurity-doped first semiconductor material regions disposed on the substrate.
- the second semiconductor material region includes a first second semiconductor material region disposed on and extending between the first pair of impurity-doped first semiconductor material regions.
- the impurity-doped first semiconductor material regions further include a second pair of spaced-apart impurity-doped first semiconductor material regions disposed on the first second semiconductor material region.
- the second semiconductor material region further includes a second second semiconductor material region disposed on and extending between the second pair of impurity-doped first semiconductor material regions.
- the gate insulating layer conforms to at least a top surface and sidewalls of a portion of the second second semiconductor material region disposed between the second pair of impurity-doped first semiconductor material regions and sidewalls of a portion of the first second semiconductor material region disposed between the first pair of impurity-doped first semiconductor material regions.
- the gate electrode is disposed on the gate insulating layer on at least the top surface and sidewalls of the portion of the second second semiconductor material region between the second pair of impurity-doped first semiconductor material regions and the sidewalls of the portion of the first second semiconductor material disposed between the first pair of impurity-doped first semiconductor material regions.
- the source/drain regions include first and second pairs of source/drain regions in the respective first and second second semiconductor material regions, respective ones of each pair disposed on respective sides of the gate electrode.
- transistors are fabricated.
- An elongate stacked semiconductor structure is formed on a substrate.
- the stacked semiconductor structure includes a second semiconductor material region disposed on a first semiconductor material region.
- the first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween.
- Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- the etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed.
- a gate electrode that conforms to the insulation layer and fills the hollow is formed.
- Source/drain regions are formed in the second semiconductor material regions on respective sides of the gate electrode.
- the doping of the impurity-doped first semiconductor material regions may provide an etching selectivity with respect to the lower dopant concentration first semiconductor material region in the etching, e.g., the selective doping may cause directional (anisotropic) etching.
- the selective doping may include forming a dummy gate electrode pattern that transversely crosses the stacked semiconductor structure and implanting impurities into the first semiconductor material region using the dummy gate electrode pattern as an implantation mask.
- the etching may be preceded by forming an isolation region around the stacked semiconductor structure, and the etching may include forming an etching mask on the stacked semiconductor structure and the isolation region, the etching mask having an opening therein that transversely crosses the stacked semiconductor and exposes the isolation region on respective sides of the stacked semiconductor structure, and etching through the opening in the etching mask to remove portions of the isolation region and expose sidewalls of the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions and to form the hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- the method may include forming a stacked semiconductor structure including more than two semiconductor material regions, and forming multiple channel regions using selective doping and etching.
- an elongate stacked semiconductor structure is formed on a substrate, the stacked semiconductor structure including a second semiconductor material region disposed on a first semiconductor material region.
- the first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween.
- Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions, wherein the etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed.
- An insulation region is formed in the hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions.
- a gate electrode that conforms to the insulation layer on top and sidewall surfaces of the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed. Source/drain regions are formed in the second semiconductor material regions on respective sides of the gate electrode.
- FIGS. 1A-4A are plan views of fabrication products illustrating exemplary operations for fabricating a conventional gate all around type transistor.
- FIGS. 1B-4B are cross sectional diagrams of the fabrication products of FIGS. 1A-4A in an X direction.
- FIGS. 1C-4C are cross sectional diagrams of the fabrication products of FIGS. 1A-4A in a Y direction.
- FIG. 5A is a plan view of a transistor according to first embodiments of the present invention.
- FIG. 5B is a cross-sectional view taken along line I-I′ of FIG. 5A .
- FIG. 5C is a cross-sectional view taken along line II-II′ of FIG. 5A .
- FIGS. 6A-11A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 5A-5C .
- FIGS. 6B-11B are cross-sectional views taken along line I-I′ of FIGS. 6A-11A .
- FIGS. 6C-11C are cross-sectional views taken along line II-II′ of FIGS. 6A-11A .
- FIG. 12A is a plan view of a transistor according to second embodiments of the present invention.
- FIG. 12B is a cross-sectional view taken along line III-III′ of FIG. 12A .
- FIG. 12C is a cross-sectional view taken along line IV-IV′ of FIG. 12A .
- FIGS. 13A-18A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 12A-12C .
- FIGS. 13B-18B are cross-sectional views taken along line III-III′ of FIGS. 13A-18A .
- FIGS. 13C-18C are cross-sectional views taken along line IV-IV′ of FIG. 13A-18A .
- FIG. 19A is a plan view of a transistor according to third embodiments of the present.
- FIG. 19B is a cross-sectional view taken along line V-V′ of FIG. 19A .
- FIG. 19C is a cross-sectional view taken along line VI-VI′ of FIG. 19A .
- FIGS. 20A-25A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 19 A-A 9 C.
- FIGS. 20B-25B are cross-sectional views taken along line V-V′ of FIGS. 20A-25A .
- FIGS. 20C-25C are cross-sectional views taken along line VI-VI′ of FIGS. 20A-25A .
- FIG. 26A is a plan view of a transistor according to fourth embodiments of the present invention.
- FIG. 26B is a cross-sectional view taken along line VII-VII′ of FIG. 26A .
- FIG. 27C is a cross-sectional view taken along line VIII-VIII′ of FIG. 26A .
- FIGS. 27A-32A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 26A-26C .
- FIGS. 27B-32B are cross-sectional views taken along line VII-VII′ of FIGS. 27A-32A .
- FIGS. 27C-32C are cross-sectional views taken along line VIII-VIII′ of FIGS. 27A-32A .
- first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure.
- Embodiments of the present invention are described herein with reference to cross-section (and/or plan view) illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region illustrated or described as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
- an active region vertically extends from a substrate and a device isolation layer 56 surrounds the active region.
- the active region includes a unit double layer, which includes a silicon-germanium pattern 52 p and a silicon pattern 54 p .
- a gate electrode 64 crosses over the active region. Portions of the active region at both sides of the gate electrode 64 include a stacked structure of the germanium pattern 52 p and the silicon pattern 54 p .
- the active region portion overlapped with the gate electrode 64 has a structure where the silicon pattern 54 p is disposed over a hollow in which the germanium pattern 52 p is removed.
- the gate electrode 64 extends along sidewalls of the silicon pattern 54 p to fill in the hollow, that is, the gate electrode 64 surrounds the silicon pattern 54 p .
- a source region 54 s and the drain region 54 d are formed in the silicon pattern 54 p on respective sides of the gate electrode 64 .
- Sidewall spacers 66 may be formed on sidewalls of the gate electrode 64 .
- the source and drain regions 54 s and 54 d may have a lightly doped drain (LDD) or a deeply doped drain (DDD) structure.
- a channel width is determined according to a height of the silicon pattern 54 p .
- a gate insulating layer 62 is interposed between the gate electrode 64 and the silicon pattern 54 p .
- the silicon-germanium pattern 52 p is doped before forming the source and drain regions 54 a and 54 d .
- the silicon-germanium pattern 52 p has a dopant concentration different from the source and drain regions 54 s and 54 d .
- a top surface of the device isolation layer 56 may be recessed in order that the source and drain regions 54 s and 54 d are completely exposed.
- FIGS. 6A-11A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 5A-5C .
- FIGS. 6B-11B are cross-sectional views taken along line I-I′ of FIGS. 6A-11A
- FIGS. 6C-11C are cross-sectional views taken along line II-II′ of FIGS. 6A-11A .
- a silicon-germanium layer 52 and a silicon layer 54 are sequentially formed.
- the silicon-germanium layer 52 and the silicon layer 54 may be formed using, for example, an epitaxial growth method.
- a channel width of a transistor depends on the thickness of the silicon layer 54 .
- the substrate 50 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer is formed of silicon-germanium, the silicon-germanium layer 52 may be omitted.
- SOI silicon-on-insulator
- GeOI germanium-on-insulator
- SiGeOI silicon-germanium-on-insulator
- the silicon layer 54 , the silicon-germanium layer 52 , and a part of the substrate 50 are etched to form a trench, as well as a fin-shaped active region which includes a stacked structure of a silicon-germanium layer 52 p and a silicon pattern 54 p .
- a device isolation layer 56 is formed, filling in a peripheral portion of the active region and the trench.
- the active region may be formed using a conventional trench formation process.
- a dummy gate pattern 58 that crosses over the active region is formed. Tons are implanted using the dummy gate pattern 58 as an ion implantation mask.
- the silicon-germanium pattern 52 p is doped to set a projection range of ions into the silicon-germanium pattern 52 p . Silicon-germanium under the dummy gate pattern 58 is not doped.
- a sacrificial layer is formed on the substrate and then recessed to expose the dummy gate pattern 58 , which is removed to form a sacrificial pattern 59 having an opening 60 that crosses over the active region.
- the opening corresponds to a location where a gate electrode will be subsequently formed.
- a portion of the device isolation layer 56 exposed at the opening 60 is etched to expose sidewalls of the active region, including sidewalls of the silicon-germanium pattern 52 p .
- the silicon-germanium pattern 52 p exposed in the opening 60 is etched to form a hollow 52 h . Silicon-germanium is selectively removed using an etch ratio difference according to a doping concentration of silicon-germanium, thus suppressing lateral etching and providing a directional (anisotropic) etching effect.
- a gate oxide layer is conformally formed on a surface of the silicon pattern 54 p exposed in the opening 60 .
- a conductive layer is formed on the substrate.
- the conductive layer may include, for example, amorphous or polysilicon, polysilicon germanium and/or metal materials.
- the conductive layer fills in the hollow 52 h .
- silicon or silicon-germanium may be formed in the hollow and covering sidewalls of the silicon pattern 54 p using a chemical vapor deposition method.
- the conductive layer is removed using a CMP process or an etch-back process until the sacrificial layer is exposed and a gate electrode 64 is formed.
- the sacrificial pattern 59 is removed to expose sidewalls of the gate electrode 64 , the active region, and the device isolation layer.
- the device isolation layer 56 is recessed to expose sidewalls of the active region such that sidewalls of the silicon pattern 54 p surrounded by the gate electrode 64 are exposed. Because the silicon-germanium pattern 52 p does not influence an operation of the transistor, it is generally not important for the silicon-germanium pattern 52 p to be exposed.
- Impurities are implanted into the silicon pattern 54 p at both sides of the gate electrode 64 to form the source/drain regions 54 s and 54 d that are shown in FIGS. 5A , 5 B, and 5 C.
- sidewall spacers 66 may be formed on sidewalls of the gate electrode 64 . In a gate all around type transistor, a short channel effect may occur. However, in a transistor having a fully depleted channel, a short channel effect may be prevented. Accordingly, a drain with LDD structure or DDD structure may be formed. Before or after forming the sidewall spacers 66 , the drain with LDD structure or DDD structure may be formed.
- FIG. 12A is a plan view of a transistor according to second embodiments of the present invention.
- FIG. 12B is a cross-sectional view taken along line III-III′ of FIG. 12A
- FIG. 12C is a cross-sectional view taken along line IV-IV′ of FIG. 12A .
- an active region vertically extends from a substrate and a device isolation layer surrounds the active region.
- the active region includes a unit double layer included of a silicon-germanium pattern 152 p and a silicon pattern 154 p .
- a gate electrode 164 crosses over the active region.
- Portions of the active region on respective sides of the gate electrode 164 include a stack of the silicon-germanium pattern 152 p and silicon pattern 154 p .
- a portion of the active region overlapped with the gate electrode 164 has a structure in which respective silicon patterns 154 p are adjacent hollows where the germanium pattern 152 p is removed.
- the gate electrode 164 extends along sidewalls of the silicon pattern 154 p to fill in the hollows, such that the gate electrode 164 surrounds the silicon pattern 154 p .
- Source/drain regions 154 a and 154 d are formed in the silicon pattern 154 p at respective sides of the gate electrode 164 .
- Sidewall spacers 166 may be formed at sidewalls of the gate electrode 164 .
- the source/drain regions 154 s and 154 d may have an LDD structure or a DDD structure.
- a channel width is determined by a height of the silicon pattern 154 p .
- a gate insulating layer 162 is interposed between the gate electrode 164 and the silicon pattern 154 p .
- the silicon-germanium pattern 152 p is doped before forming the source/drain regions 154 s and 154 d .
- the silicon-germanium pattern 152 p is doped with a concentration different from the source/drain regions 154 s and 154 d.
- FIGS. 13A-18A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 12A-12C .
- FIGS. 13B-8B are cross-sectional views taken along line III-III′ of FIGS. 13A-18A
- FIGS. 13C-18C are cross-sectional views taken along line IV-IV′ of FIG. 13A-18A .
- a plurality of unit double layers which include a stack of a silicon-germanium layer 152 and a silicon layer 154 , are formed on a substrate 150 .
- the silicon-germanium layer 152 and the silicon layer 154 may be formed using an epitaxial growth method.
- the channel width of a transistor depends on the thickness of the silicon layer 154 .
- the substrate 150 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of the substrate 150 is silicon-germanium, the lower silicon-germanium layer 152 may be omitted.
- the stacked unit double layer and a part of the substrate are etched to form a trench and at the same time, to form a plurality of silicon-germanium patterns 152 p and a fin-shaped active region in which a plurality of silicon patterns 154 p are stacked.
- a device isolation layer 156 is formed at a peripheral portion of the active region.
- the active region may be formed using a conventional trench formation process.
- a dummy gate pattern 158 that crosses over the active region is formed. Ions are implanted into the active region using the dummy gate pattern 158 as an ion implantation mask.
- the silicon-germanium pattern 152 p is doped in setting a projection range of ions to the germanium pattern 152 p .
- a plurality of ion implantation processes may be sequentially performed to set a projection range into the silicon germanium pattern 152 p in each layer.
- the silicon-germanium pattern under the dummy gate pattern 158 is not doped.
- a sacrificial layer is formed on the substrate.
- the sacrificial layer is recessed to expose the dummy gate pattern 158 , and the dummy gate pattern is removed to form a sacrificial pattern 159 having an opening 160 crossing over the active region.
- the opening 160 is located where a gate electrode is subsequently formed.
- the device isolation layer 156 exposed at the opening 160 is etched to expose sidewalls of the active region, that is, sidewalls of the silicon pattern 154 p and the silicon-germanium pattern 152 p .
- the silicon-germanium patterns 152 p exposed at the opening 160 are etched to form a plurality of hollows 152 h.
- a gate oxide layer is conformally formed on the silicon patterns 154 p exposed in the opening 160 .
- a conductive layer is formed on the substrate, filling the hollows 152 h .
- the conductive layer may be amorphous silicon or polysilicon, polysilicon germanium or metal materials.
- the conductive layer is removed using CMP or etch-back process until the sacrificial layer is exposed and a gate electrode 164 is formed.
- the sacrificial pattern 159 is removed to expose sidewalls of the gate electrode 164 , the active region, and the device isolation layer.
- the device isolation layer is recessed to expose sidewalls of the active region and to expose the sidewalls of the silicon pattern 154 p covered with the gate electrode 164 . Because the silicon-germanium pattern 52 p does not influence operation of the transistor, it generally is not important whether or not the silicon-germanium pattern 52 p is exposed.
- Impurities are implanted into the silicon pattern 154 p at respective sides of the gate electrode 164 to form the source/drain regions 154 s and 154 d shown in FIGS. 12A , 12 B, and 12 C.
- sidewall spacers 166 may be formed on sidewalls of the gate electrode 164 .
- a drain with LDD structure or DDD structure may be formed. Before/after forming the sidewall spacer 66 , the drain with LDD structure or DDD structure may be formed.
- FIG. 19A is a plan view illustrating a transistor according to third embodiments of the present invention.
- FIG. 19B is a cross-sectional view taken along line V-V′ of FIG. 19A
- FIG. 19C is a cross-sectional view taken along line VI-VI′ of FIG. 19A .
- the transistor includes a device isolation layer 256 formed on a substrate 150 .
- the device isolation layer 256 defines an active region.
- the active region includes a unit double layer including a silicon-gernanium pattern 252 p and a silicon pattern 254 p . Portions of the active region at respective sides of the gate electrode include of a stacked structure of the silicon-germanium pattern 252 p and the silicon pattern 254 p .
- a portion of the active region overlapped with the gate electrode 264 has a structure in which the silicon pattern 254 p is disposed on a region where the silicon-germanium pattern 252 p is removed.
- the gate electrode 264 extends along sidewalls of the silicon pattern 254 p to be aligned to an insulating pattern 263 filling the region underlying the silicon pattern 254 p , that is, the silicon pattern 254 p is surrounded by the gate electrode 264 and the insulating pattern 263 .
- Source/drain regions 254 s and 254 d are formed in the silicon pattern 254 p at respective sides of the gate electrode 264 .
- Sidewall spacers 266 may be formed on sidewalls of the gate electrode 264 .
- the source/drain regions 254 s and 254 d may have an LDD structure or a DDD structure.
- a channel width is determined according to a height of the silicon pattern 254 p .
- a gate insulating layer 262 is interposed between the gate electrode 264 and the silicon pattern 254 p .
- the silicon-germanium pattern 252 p is doped before forming the source/drain regions 254 s and 254 d .
- the silicon-germanium pattern 252 p is doped with a concentration different from the source/drain regions 254 s and 254 d .
- an insulating pattern is formed between the source and drain regions of the planar transistor.
- the insulating pattern is formed under a channel of a transistor in which a punch-through could occur, thus reducing or preventing punch-through.
- FIGS. 20A-25A are cross-sectional views of fabrication products illustrating exemplary operation for fabricating the transistor of FIGS. 19A-19C .
- FIGS. 20B-25B are cross-sectional views taken along line V-V′ of FIGS. 20A-25A
- FIGS. 20C-25C are cross-sectional views taken along line VI-VI′ of FIGS. 20A-25A .
- a silicon-germanium layer 252 and a silicon layer 254 are sequentially formed on a substrate 250 .
- the silicon-germanium layer 252 and the silicon layer 254 may be formed using an epitaxial growth method.
- a channel width of the transistor to be formed depends on the thickness of the silicon layer 254 .
- the substrate 250 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of the substrate 250 is silicon-germanium, the silicon-germanium layer 252 may be omitted.
- parts of the silicon layer 254 , the silicon-germanium layer 252 and the substrate are etched to form a trench that defines an active region on which a silicon-germanium pattern 252 p and the silicon pattern 254 p are stacked.
- a device isolation 256 layer is formed in the trench.
- the active region may be formed by a conventional trench formation process.
- a dummy gate pattern 258 that crosses over the active region is formed. Ions are implanted into the active region using the dummy gate pattern 258 as an ion implantation mask.
- the silicon-germanium pattern 252 p is doped to setting a projection range of ions to the silicon-germanium pattern 252 p . Silicon-germanium under the dummy gate pattern 258 is not doped.
- a sacrificial layer is formed on the substrate.
- the sacrificial layer is recessed to expose the dummy gate pattern 258 , which is removed to form a sacrificial pattern 259 having an opening 260 crossing over the active region.
- the opening 260 is located where a gate electrode is to be formed.
- the device isolation layer 256 exposed at the opening 260 is etched to expose sidewalls of the active region, that is, sidewalls of the silicon pattern 254 p and the silicon-germanium pattern 252 p .
- the silicon-germanium pattern 252 p exposed in the opening 260 is etched to form a hollow 252 h.
- a buffer oxide layer 261 is conformally formed on the exposed silicon pattern 254 p .
- An insulating material is formed in the opening 260 then it is recessed to expose a top surface of the active region.
- an insulating pattern 263 is formed.
- the insulating pattern 263 fills in the hollow 252 h .
- the sacrificial pattern 259 is removed to expose the active region and the device isolation layer.
- a gate insulating layer 262 is formed on the active region.
- a gate electrode 264 that crosses over the active region is formed. The gate electrode 264 is disposed on the insulating pattern 263 .
- Impurities are implanted into the silicon pattern 254 p at respective sides of the gate electrode 264 to form the source region 2254 s and the drain region 254 d shown in FIGS. 19A , 19 B, and 19 C.
- sidewall spacers 266 may be formed on sidewalls of the gate electrode 264 . Before or after forming the sidewall spacers 266 , ions may be implanted to form a drain with LDD structure or DDD structure.
- FIG. 26A is a plan view of a transistor according to fourth embodiments of the present invention.
- FIG. 26B is a cross-sectional view taken along line VII-VII′ of FIG. 26A .
- FIG. 26C is a cross-sectional view taken along line VIII-VIII′ of FIG. 26A .
- a planar transistor includes an active region vertically extending from a substrate 360 .
- the active region includes a unit double layer, which includes a stacked structure of a silicon-germanium pattern 352 p and the silicon pattern 354 p .
- a gate electrode 364 crosses over the active region. Portions of the active region on respective sides of the gate electrode 364 include a stacked structure of the silicon-germanium pattern 352 p and the silicon pattern 354 p .
- a portion of the active region overlapped with the gate electrode 364 has a structure in which the silicon pattern 354 p is disposed on a region where the silicon-germanium pattern 352 p is removed.
- the gate electrode 364 extends along sidewalls of the silicon pattern 354 p to be aligned with an insulating pattern 363 filled in the region underlying the silicon pattern 354 p .
- the gate electrode 364 covers a top surface and sidewalls of the silicon pattern 354 p and the insulating pattern 363 fills in the region underlying the silicon pattern 354 p , i.e., the silicon pattern 354 p is surrounded by the gate electrode 364 and the insulating pattern 363 .
- Source/drain regions 354 s and 354 d are formed on respective sides of the gate electrode 364 .
- Sidewall spacers 366 may be formed on sidewalls of the gate electrode 364 .
- the source/drain regions 354 s and 354 d may have an LDD structure or a DDD structure.
- a channel width is determined by the height of the silicon pattern 354 p .
- a gate insulating layer 362 is interposed between the gate electrode 364 and the silicon pattern 354 p .
- the silicon-germanium pattern 352 p is doped before forming the source and drain regions 354 s and 354 d , with a concentration different from the source/drain regions 354 s and 354 d .
- an insulating pattern is capable of preventing a punch-through between the source region and the drain region under a channel region that is controlled by a gate electrode.
- FIGS. 27A-32A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 26A-26C .
- FIGS. 27B-32B are cross-sectional views taken along line VII-VII′ of FIGS. 27A to 32A
- FIGS. 27C-32C are cross-sectional views taken along line VIII-VIII′ of FIGS. 27A to 32A .
- a silicon-germanium layer 352 and a silicon layer 354 are sequentially formed on a substrate 350 .
- the silicon-germanium layer 352 and the silicon layer 354 may be formed using an epitaxial growth method.
- a channel width of the transistor to be formed depends on the thickness of the silicon layer 354 .
- the substrate 350 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of the substrate 350 is silicon-germanium, the silicon-germanium layer 352 may be omitted.
- parts of the silicon layer 354 , the silicon-germanium layer 352 and the substrate 350 are etched to form a trench that defines an active region with a fin-shaped stack of a silicon-germanium pattern 352 p and a silicon pattern 354 p .
- a device isolation layer 356 is formed in the trench.
- the active region may be formed using a conventional trench formation process.
- a dummy gate pattern 358 that crosses over the active region is formed. Ions are implanted into the active regions using the dummy gate pattern 358 as an ion implantation mask.
- the silicon-germanium pattern 352 p is doped to set a projection range of ions to the silicon-germanium pattern 352 p . Silicon-germanium under the dummy gate pattern 358 is not doped.
- a sacrificial layer is formed on the substrate.
- the sacrificial layer is recessed to expose the dummy gate pattern 358 , which is removed to form a sacrificial pattern 359 having an opening 360 crossing over the active region.
- the opening is located where a gate electrode is to be formed.
- a device isolation layer 356 exposed at the opening 360 is etched to expose sidewalls of the active region, including sidewalls of the silicon pattern 354 p and the silicon-germanium pattern 352 p .
- the silicon-germanium pattern 352 p exposed in the opening 360 is etched to form a hollow 352 h.
- a buffer oxide layer is conformally formed on the exposed silicon pattern 354 p .
- An insulating layer is formed on the substrate, filling the hollow 352 h .
- the insulating layer is removed using CMP or etch-back until the sacrificial layer is exposed.
- the insulating layer is recessed to expose sidewalls of the silicon pattern 354 p . As a result, an insulating pattern 363 is formed.
- a buffer insulating layer on the exposed silicon pattern 354 p is removed, and then a gate insulating layer 362 is formed.
- a conductive layer is formed and then recessed to form a gate electrode 364 .
- the sacrificial pattern 359 is removed to expose sidewalls of the gate electrode 364 , the active region, and the device isolation layer. At this time, the sidewalls of the silicon pattern 354 p covered with the gate electrode 364 are exposed. Because the silicon-germanium pattern does not influence operation of the transistor, whether it is exposed or not is generally not important.
- Impurities are implanted into the silicon pattern 354 p at respective sides of the gate electrode 364 to form the source/drain regions 354 s and 354 d shown in FIGS. 26A , 26 B, and 26 C.
- Sidewall spacers 366 may be formed on sidewalls of the gate electrode 364 . Before or after forming the sidewall spacer 366 , ions may be implanted to form a drain with LDD structure or DDD structure.
- silicon-germanium is doped using an oblique ion implantation method, which can reduce the width of an un-doped region can be reduced. Additionally, the width of the un-doped region can be increased by doping after forming a dummy spacer at sidewalls of a dummy gate pattern. This means that the width of a subsequently formed hollow adjacent the channel can be optimized. The dummy spacer may be removed after doping. Additional processes may be performed before forming the gate oxide layer. One is a sacrificial oxidation process for rounding an edge portion of the hollow. The other is a process for recessing a surface of a silicon pattern defining the hollow.
- silicon-germanium is selectively etched using an etch ratio difference between doped silicon-germanium and an un-doped silicon-germanium so that it is possible to form a hollow for formation of a gate electrode or insulating region with a narrow width. Therefore, it is possible to reduce a variation in channel length in a gate all around type transistor.
Abstract
An elongate stacked semiconductor structure is formed on a substrate. The stacked semiconductor structure includes a second semiconductor material region disposed on a first semiconductor material region. The first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween. Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. The etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed. The hollow may be filled with a gate electrode that completely surrounds the exposed portion of the second semiconductor material region, or the gate electrode may partially surround the exposed portion of the second semiconductor material region and an insulation region may be formed in the hollow.
Description
- This application is a divisional of U.S. patent application Ser. No. 11/095,969, filed Mar. 31, 2005, which claims priority from Korean Patent Application No. 10-2004-24595, filed on Apr. 9, 2004, the contents of which are herein incorporated by reference in their entirety.
- This invention generally relates to semiconductor devices and methods of fabricating the same and, more specifically, to transistors with surrounded channel regions and methods of fabrication therefor.
- As the size of transistors has decreased, short channel effects may extend relatively deep into the devices. In particular, as junction depths have become shallow, leakage current and source/drain resistance have generally increased. In addition, the performance of transistors is closely related with drive currents and the drive current of transistors has generally decreased with reduced channel width.
- To address these problems, transistors with various structures have been introduced. In a partially insulated field effect transistor (PiFET), an insulating layer is formed under a channel and has a structure capable of preventing a punch-through phenomenon between source and drain. However, this structure is generally not suitable for a high-performance transistor because the reduction of a drain current due to the reduction of the channel width still remains a problem.
- In a conventional gate all around type transistor, a gate surrounds a channel. In such a transistor, a gate electrode is formed in two sides or three sides of a fin-shaped channel, thus increasing the channel length without unduly increasing the planar area of the transistor. A fin field effect transistor (FinFET) having an active region with a fin-shaped extending vertically can reduce the width of a fin needed to form a fully depleted channel. As a result, short channel effect can be reduced. Techniques for fabricating gate all around type transistors are disclosed in Korean Patent Application No. 2001-0019525 entitled “A SEMICONDUCTOR DEVICE HAVING GATE ALL AROUND TYPE TRANSISTOR AND METHOD OF FABRICATING THE SAME” and U.S. Pat. No. 6,605,847 entitled “SEMICONDUCTOR DEVICE HAVING GATE ALL AROUND TYPE TRANSISTOR AND METHOD OF FORMING THE SAME”.
-
FIGS. 1A to 4A are plan views illustrating a fabricating method of a conventional gate all around type transistor,FIGS. 1B to 4B and 1C to 4C are cross-sectional views of the structures illustrated inFIGS. 1A to 4A in X and Y directions, respectively. Referring toFIGS. 1A , 1B, and 1C, an active layer pattern is formed on alower substrate 10 and a buriedoxide layer 12. The active layer pattern includes a stacked structure including a silicon-germanium layer 14 and asilicon layer 16. A surface of the active layer pattern is oxidized to form aninsulating layer 18. Referring toFIGS. 2A , 2B, and 2C, after forming an etch barrier layer on the substrate, the etch barrier layer in a gate region is removed to form anetch barrier pattern 20. A portion of theinsulating layer 18 covering the gate region is removed to expose the silicon-germanium layer 14 and thesilicon layer 16. The silicon-germanium layer 14 is selectively removed to form a hollow 24 using an isotropic etch process. Because an isotropic etch process is performed to form the hollow 24, the gate region preferable is narrow in exposed width. In order to secure a desired channel length, it is typically required to expose a narrower width than the desired channel length. - Referring to
FIGS. 3A , 3B, and 3C, agate insulating layer 26 is formed on a surface of an exposedsilicon layer 16. Aconductive layer 28 that fills in the gate region and the hollow is formed. Referring toFIGS. 4A , 4B, and 4C, theconductive layer 28 is removed using an anisotropic etch process or a chemical mechanical polishing (CMP) method to expose theetch barrier pattern 20. The exposedetch barrier layer 20 is removed to expose an active pattern. As shown inFIGS. 4A , 4B, and 4C, agate electrode 30 is formed on the active pattern. The gate electrode extends along sidewalls of the active pattern and fills in the hollow 24. Accordingly, a channel may be formed at three sides of the active pattern as well as the hollow. Source/drains may be formed at an active region at both sides of the gate electrode. - As shown, a channel length in the hollow is different from that in three sides of the active pattern. As previously mentioned, while selectively etching silicon-germanium, an isotropic etch process is performed in source/drain directions. If the active pattern is thick in the hollow in order to increase a channel width, under-cut will be more pronounced in the source/drain directions. As a result, as the channel width is increased, a width difference of a gate electrode between the hollow and an upper portion of the active pattern is increased.
- It is believed that these problems are not recognized in the conventional art. In the event that source/drain are aligned and formed at the gate electrode over the active region, an overlap capacitance between the gate electrode formed at the hollow and source/drain may be increased. As a result, speed of transistors may be limited. In addition, because a part of a gate insulating layer is overlapped with source/drain, reliability may be reduced.
- In some embodiments of the present invention, a transistor includes spaced-apart impurity-doped first semiconductor material regions, e.g., impurity-doped silicon-germanium regions, disposed on a substrate. A second semiconductor material region, e.g., a silicon region, is disposed on and extends between the spaced-apart impurity-doped first semiconductor material regions. A gate insulating layer conforms to at least a top surface and sidewalls of a portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions. A gate electrode is disposed on the gate insulating layer on the at least a top surface and sidewalls of the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. Source/drain regions are disposed in the second semiconductor material region on respective sides of the gate electrode. The impurity-doped first semiconductor material regions may have a different dopant concentration than the source/drain regions. In some embodiments, the gate electrode surrounds the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions. In other embodiments, an insulating region is disposed between the substrate and the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
- In further embodiments of the present invention, the impurity-doped first semiconductor material regions include a first pair of spaced-apart impurity-doped first semiconductor material regions disposed on the substrate. The second semiconductor material region includes a first second semiconductor material region disposed on and extending between the first pair of impurity-doped first semiconductor material regions. The impurity-doped first semiconductor material regions further include a second pair of spaced-apart impurity-doped first semiconductor material regions disposed on the first second semiconductor material region. The second semiconductor material region further includes a second second semiconductor material region disposed on and extending between the second pair of impurity-doped first semiconductor material regions. The gate insulating layer conforms to at least a top surface and sidewalls of a portion of the second second semiconductor material region disposed between the second pair of impurity-doped first semiconductor material regions and sidewalls of a portion of the first second semiconductor material region disposed between the first pair of impurity-doped first semiconductor material regions. The gate electrode is disposed on the gate insulating layer on at least the top surface and sidewalls of the portion of the second second semiconductor material region between the second pair of impurity-doped first semiconductor material regions and the sidewalls of the portion of the first second semiconductor material disposed between the first pair of impurity-doped first semiconductor material regions. The source/drain regions include first and second pairs of source/drain regions in the respective first and second second semiconductor material regions, respective ones of each pair disposed on respective sides of the gate electrode.
- In some method embodiments of the present invention, transistors are fabricated. An elongate stacked semiconductor structure is formed on a substrate. The stacked semiconductor structure includes a second semiconductor material region disposed on a first semiconductor material region. The first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween. Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. The etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed. A gate electrode that conforms to the insulation layer and fills the hollow is formed. Source/drain regions are formed in the second semiconductor material regions on respective sides of the gate electrode. The doping of the impurity-doped first semiconductor material regions may provide an etching selectivity with respect to the lower dopant concentration first semiconductor material region in the etching, e.g., the selective doping may cause directional (anisotropic) etching.
- The selective doping may include forming a dummy gate electrode pattern that transversely crosses the stacked semiconductor structure and implanting impurities into the first semiconductor material region using the dummy gate electrode pattern as an implantation mask. The etching may be preceded by forming an isolation region around the stacked semiconductor structure, and the etching may include forming an etching mask on the stacked semiconductor structure and the isolation region, the etching mask having an opening therein that transversely crosses the stacked semiconductor and exposes the isolation region on respective sides of the stacked semiconductor structure, and etching through the opening in the etching mask to remove portions of the isolation region and expose sidewalls of the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions and to form the hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. The method may include forming a stacked semiconductor structure including more than two semiconductor material regions, and forming multiple channel regions using selective doping and etching.
- In further method embodiments of the present invention, an elongate stacked semiconductor structure is formed on a substrate, the stacked semiconductor structure including a second semiconductor material region disposed on a first semiconductor material region. The first semiconductor material region is selectively doped to produce spaced-apart impurity-doped first semiconductor material regions and a lower dopant concentration first semiconductor material region therebetween. Etching exposes a portion of the second semiconductor material region between the impurity-doped first semiconductor material regions, wherein the etching removes at least a portion of the lower dopant concentration first semiconductor material region to form a hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. An insulation layer that surrounds the exposed portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed. An insulation region is formed in the hollow between the substrate and the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions. A gate electrode that conforms to the insulation layer on top and sidewall surfaces of the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions is formed. Source/drain regions are formed in the second semiconductor material regions on respective sides of the gate electrode.
-
FIGS. 1A-4A are plan views of fabrication products illustrating exemplary operations for fabricating a conventional gate all around type transistor. -
FIGS. 1B-4B are cross sectional diagrams of the fabrication products ofFIGS. 1A-4A in an X direction. -
FIGS. 1C-4C are cross sectional diagrams of the fabrication products ofFIGS. 1A-4A in a Y direction. -
FIG. 5A is a plan view of a transistor according to first embodiments of the present invention. -
FIG. 5B is a cross-sectional view taken along line I-I′ ofFIG. 5A . -
FIG. 5C is a cross-sectional view taken along line II-II′ ofFIG. 5A . -
FIGS. 6A-11A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 5A-5C . -
FIGS. 6B-11B are cross-sectional views taken along line I-I′ ofFIGS. 6A-11A . -
FIGS. 6C-11C are cross-sectional views taken along line II-II′ ofFIGS. 6A-11A . -
FIG. 12A is a plan view of a transistor according to second embodiments of the present invention. -
FIG. 12B is a cross-sectional view taken along line III-III′ ofFIG. 12A . -
FIG. 12C is a cross-sectional view taken along line IV-IV′ ofFIG. 12A . -
FIGS. 13A-18A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 12A-12C . -
FIGS. 13B-18B are cross-sectional views taken along line III-III′ ofFIGS. 13A-18A . -
FIGS. 13C-18C are cross-sectional views taken along line IV-IV′ ofFIG. 13A-18A . -
FIG. 19A is a plan view of a transistor according to third embodiments of the present. -
FIG. 19B is a cross-sectional view taken along line V-V′ ofFIG. 19A . -
FIG. 19C is a cross-sectional view taken along line VI-VI′ ofFIG. 19A . -
FIGS. 20A-25A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor of FIGS. 19A-A9C. -
FIGS. 20B-25B are cross-sectional views taken along line V-V′ ofFIGS. 20A-25A . -
FIGS. 20C-25C are cross-sectional views taken along line VI-VI′ ofFIGS. 20A-25A . -
FIG. 26A is a plan view of a transistor according to fourth embodiments of the present invention. -
FIG. 26B is a cross-sectional view taken along line VII-VII′ ofFIG. 26A . -
FIG. 27C is a cross-sectional view taken along line VIII-VIII′ ofFIG. 26A . -
FIGS. 27A-32A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 26A-26C . -
FIGS. 27B-32B are cross-sectional views taken along line VII-VII′ ofFIGS. 27A-32A . -
FIGS. 27C-32C are cross-sectional views taken along line VIII-VIII′ ofFIGS. 27A-32A . - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items.
- The terminology used herein is for the purpose of describing particular embodiments and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “includes” and/or “including,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Like numbers refer to like elements throughout the specification.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
- Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompasses both an orientation of “lower” and “upper,” depending of the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
- Embodiments of the present invention are described herein with reference to cross-section (and/or plan view) illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region illustrated or described as a rectangle will, typically, have rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein. It will also be appreciated by those of skill in the art that references to a structure or feature that is disposed “adjacent” another feature may have portions that overlap or underlie the adjacent feature.
- Referring to
FIGS. 5A , 5B, and 5C, in some embodiments of the present invention, an active region vertically extends from a substrate and adevice isolation layer 56 surrounds the active region. The active region includes a unit double layer, which includes a silicon-germanium pattern 52 p and asilicon pattern 54 p. Agate electrode 64 crosses over the active region. Portions of the active region at both sides of thegate electrode 64 include a stacked structure of thegermanium pattern 52 p and thesilicon pattern 54 p. The active region portion overlapped with thegate electrode 64 has a structure where thesilicon pattern 54 p is disposed over a hollow in which thegermanium pattern 52 p is removed. Thegate electrode 64 extends along sidewalls of thesilicon pattern 54 p to fill in the hollow, that is, thegate electrode 64 surrounds thesilicon pattern 54 p. Asource region 54 s and thedrain region 54 d are formed in thesilicon pattern 54 p on respective sides of thegate electrode 64.Sidewall spacers 66 may be formed on sidewalls of thegate electrode 64. The source and drainregions silicon pattern 54 p. Agate insulating layer 62 is interposed between thegate electrode 64 and thesilicon pattern 54 p. The silicon-germanium pattern 52 p is doped before forming the source and drainregions 54 a and 54 d. The silicon-germanium pattern 52 p has a dopant concentration different from the source and drainregions device isolation layer 56 may be recessed in order that the source and drainregions -
FIGS. 6A-11A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 5A-5C .FIGS. 6B-11B are cross-sectional views taken along line I-I′ ofFIGS. 6A-11A , andFIGS. 6C-11C are cross-sectional views taken along line II-II′ ofFIGS. 6A-11A . Referring toFIGS. 6A , 6B, and 6C, a silicon-germanium layer 52 and asilicon layer 54 are sequentially formed. The silicon-germanium layer 52 and thesilicon layer 54 may be formed using, for example, an epitaxial growth method. A channel width of a transistor depends on the thickness of thesilicon layer 54. Thesubstrate 50 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer is formed of silicon-germanium, the silicon-germanium layer 52 may be omitted. - Referring to
FIGS. 7A , 7B, and 7C, thesilicon layer 54, the silicon-germanium layer 52, and a part of thesubstrate 50 are etched to form a trench, as well as a fin-shaped active region which includes a stacked structure of a silicon-germanium layer 52 p and asilicon pattern 54 p. Adevice isolation layer 56 is formed, filling in a peripheral portion of the active region and the trench. The active region may be formed using a conventional trench formation process. - Referring to
FIGS. 8A , 8B, and 8C, adummy gate pattern 58 that crosses over the active region is formed. Tons are implanted using thedummy gate pattern 58 as an ion implantation mask. The silicon-germanium pattern 52 p is doped to set a projection range of ions into the silicon-germanium pattern 52 p. Silicon-germanium under thedummy gate pattern 58 is not doped. - Referring to
FIGS. 9A , 9B, and 9C, a sacrificial layer is formed on the substrate and then recessed to expose thedummy gate pattern 58, which is removed to form asacrificial pattern 59 having anopening 60 that crosses over the active region. The opening corresponds to a location where a gate electrode will be subsequently formed. A portion of thedevice isolation layer 56 exposed at theopening 60 is etched to expose sidewalls of the active region, including sidewalls of the silicon-germanium pattern 52 p. The silicon-germanium pattern 52 p exposed in theopening 60 is etched to form a hollow 52 h. Silicon-germanium is selectively removed using an etch ratio difference according to a doping concentration of silicon-germanium, thus suppressing lateral etching and providing a directional (anisotropic) etching effect. - Referring to
FIGS. 10A , 10B, and 10C, a gate oxide layer is conformally formed on a surface of thesilicon pattern 54 p exposed in theopening 60. A conductive layer is formed on the substrate. The conductive layer may include, for example, amorphous or polysilicon, polysilicon germanium and/or metal materials. The conductive layer fills in the hollow 52 h. For example, silicon or silicon-germanium may be formed in the hollow and covering sidewalls of thesilicon pattern 54 p using a chemical vapor deposition method. The conductive layer is removed using a CMP process or an etch-back process until the sacrificial layer is exposed and agate electrode 64 is formed. - In a conventional process, there may be a great difference between the width of the gate electrode in the hollow and the width of the gate electrode over the silicon layer due to an isotropic etch of silicon-germanium. Generally, the greater the width of the active region, the greater the difference is. In accordance with certain embodiments of the present invention, because silicon-germanium is anisotropically removed using an etch ratio difference created by a doping concentration, this difference can be reduced.
- Referring to
FIGS. 11A , 11B, and 11C, thesacrificial pattern 59 is removed to expose sidewalls of thegate electrode 64, the active region, and the device isolation layer. Thedevice isolation layer 56 is recessed to expose sidewalls of the active region such that sidewalls of thesilicon pattern 54 p surrounded by thegate electrode 64 are exposed. Because the silicon-germanium pattern 52 p does not influence an operation of the transistor, it is generally not important for the silicon-germanium pattern 52 p to be exposed. - Impurities are implanted into the
silicon pattern 54 p at both sides of thegate electrode 64 to form the source/drain regions FIGS. 5A , 5B, and 5C. In addition,sidewall spacers 66 may be formed on sidewalls of thegate electrode 64. In a gate all around type transistor, a short channel effect may occur. However, in a transistor having a fully depleted channel, a short channel effect may be prevented. Accordingly, a drain with LDD structure or DDD structure may be formed. Before or after forming thesidewall spacers 66, the drain with LDD structure or DDD structure may be formed. -
FIG. 12A is a plan view of a transistor according to second embodiments of the present invention.FIG. 12B is a cross-sectional view taken along line III-III′ ofFIG. 12A , andFIG. 12C is a cross-sectional view taken along line IV-IV′ ofFIG. 12A . Referring toFIGS. 12A , 12B, and 12C, an active region vertically extends from a substrate and a device isolation layer surrounds the active region. The active region includes a unit double layer included of a silicon-germanium pattern 152 p and asilicon pattern 154 p. Agate electrode 164 crosses over the active region. Portions of the active region on respective sides of thegate electrode 164 include a stack of the silicon-germanium pattern 152 p andsilicon pattern 154 p. A portion of the active region overlapped with thegate electrode 164 has a structure in whichrespective silicon patterns 154 p are adjacent hollows where thegermanium pattern 152 p is removed. Thegate electrode 164 extends along sidewalls of thesilicon pattern 154 p to fill in the hollows, such that thegate electrode 164 surrounds thesilicon pattern 154 p. Source/drain regions 154 a and 154 d are formed in thesilicon pattern 154 p at respective sides of thegate electrode 164.Sidewall spacers 166 may be formed at sidewalls of thegate electrode 164. The source/drain regions silicon pattern 154 p. Agate insulating layer 162 is interposed between thegate electrode 164 and thesilicon pattern 154 p. The silicon-germanium pattern 152 p is doped before forming the source/drain regions germanium pattern 152 p is doped with a concentration different from the source/drain regions -
FIGS. 13A-18A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 12A-12C .FIGS. 13B-8B are cross-sectional views taken along line III-III′ ofFIGS. 13A-18A , andFIGS. 13C-18C are cross-sectional views taken along line IV-IV′ ofFIG. 13A-18A . Referring toFIGS. 13A , 13B, and 13C, a plurality of unit double layers, which include a stack of a silicon-germanium layer 152 and asilicon layer 154, are formed on asubstrate 150. The silicon-germanium layer 152 and thesilicon layer 154 may be formed using an epitaxial growth method. The channel width of a transistor depends on the thickness of thesilicon layer 154. Thesubstrate 150 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of thesubstrate 150 is silicon-germanium, the lower silicon-germanium layer 152 may be omitted. - Referring to
FIGS. 14A , 14B, and 14C, the stacked unit double layer and a part of the substrate are etched to form a trench and at the same time, to form a plurality of silicon-germanium patterns 152 p and a fin-shaped active region in which a plurality ofsilicon patterns 154 p are stacked. Adevice isolation layer 156 is formed at a peripheral portion of the active region. The active region may be formed using a conventional trench formation process. - Referring to
FIGS. 15A , 15B, and 15C, adummy gate pattern 158 that crosses over the active region is formed. Ions are implanted into the active region using thedummy gate pattern 158 as an ion implantation mask. The silicon-germanium pattern 152 p is doped in setting a projection range of ions to thegermanium pattern 152 p. A plurality of ion implantation processes may be sequentially performed to set a projection range into thesilicon germanium pattern 152 p in each layer. The silicon-germanium pattern under thedummy gate pattern 158 is not doped. - Referring to
FIGS. 16A , 16B, and 16C, a sacrificial layer is formed on the substrate. The sacrificial layer is recessed to expose thedummy gate pattern 158, and the dummy gate pattern is removed to form asacrificial pattern 159 having anopening 160 crossing over the active region. Theopening 160 is located where a gate electrode is subsequently formed. Thedevice isolation layer 156 exposed at theopening 160 is etched to expose sidewalls of the active region, that is, sidewalls of thesilicon pattern 154 p and the silicon-germanium pattern 152 p. The silicon-germanium patterns 152 p exposed at theopening 160 are etched to form a plurality ofhollows 152 h. - Referring to
FIGS. 17A , 17B, and 17C, a gate oxide layer is conformally formed on thesilicon patterns 154 p exposed in theopening 160. A conductive layer is formed on the substrate, filling thehollows 152 h. The conductive layer may be amorphous silicon or polysilicon, polysilicon germanium or metal materials. The conductive layer is removed using CMP or etch-back process until the sacrificial layer is exposed and agate electrode 164 is formed. - Referring to
FIGS. 18A , 18B, and 18C, thesacrificial pattern 159 is removed to expose sidewalls of thegate electrode 164, the active region, and the device isolation layer. The device isolation layer is recessed to expose sidewalls of the active region and to expose the sidewalls of thesilicon pattern 154 p covered with thegate electrode 164. Because the silicon-germanium pattern 52 p does not influence operation of the transistor, it generally is not important whether or not the silicon-germanium pattern 52 p is exposed. - Impurities are implanted into the
silicon pattern 154 p at respective sides of thegate electrode 164 to form the source/drain regions FIGS. 12A , 12B, and 12C. In addition,sidewall spacers 166 may be formed on sidewalls of thegate electrode 164. In a gate all around type transistor, a short channel effect may occur. In a transistor having a fully depleted channel, a short channel effect may be prevented. Accordingly, a drain with LDD structure or DDD structure may be formed. Before/after forming thesidewall spacer 66, the drain with LDD structure or DDD structure may be formed. -
FIG. 19A is a plan view illustrating a transistor according to third embodiments of the present invention.FIG. 19B is a cross-sectional view taken along line V-V′ ofFIG. 19A , andFIG. 19C is a cross-sectional view taken along line VI-VI′ ofFIG. 19A . The transistor includes adevice isolation layer 256 formed on asubstrate 150. Thedevice isolation layer 256 defines an active region. The active region includes a unit double layer including a silicon-gernanium pattern 252 p and asilicon pattern 254 p. Portions of the active region at respective sides of the gate electrode include of a stacked structure of the silicon-germanium pattern 252 p and thesilicon pattern 254 p. A portion of the active region overlapped with thegate electrode 264 has a structure in which thesilicon pattern 254 p is disposed on a region where the silicon-germanium pattern 252 p is removed. Thegate electrode 264 extends along sidewalls of thesilicon pattern 254 p to be aligned to aninsulating pattern 263 filling the region underlying thesilicon pattern 254 p, that is, thesilicon pattern 254 p is surrounded by thegate electrode 264 and the insulatingpattern 263. Source/drain regions silicon pattern 254 p at respective sides of thegate electrode 264.Sidewall spacers 266 may be formed on sidewalls of thegate electrode 264. The source/drain regions silicon pattern 254 p. Agate insulating layer 262 is interposed between thegate electrode 264 and thesilicon pattern 254 p. The silicon-germanium pattern 252 p is doped before forming the source/drain regions germanium pattern 252 p is doped with a concentration different from the source/drain regions -
FIGS. 20A-25A are cross-sectional views of fabrication products illustrating exemplary operation for fabricating the transistor ofFIGS. 19A-19C .FIGS. 20B-25B are cross-sectional views taken along line V-V′ ofFIGS. 20A-25A , andFIGS. 20C-25C are cross-sectional views taken along line VI-VI′ ofFIGS. 20A-25A . - Referring to
FIGS. 20A , 20B, and 20C, a silicon-germanium layer 252 and asilicon layer 254 are sequentially formed on asubstrate 250. The silicon-germanium layer 252 and thesilicon layer 254 may be formed using an epitaxial growth method. A channel width of the transistor to be formed depends on the thickness of thesilicon layer 254. Thesubstrate 250 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of thesubstrate 250 is silicon-germanium, the silicon-germanium layer 252 may be omitted. - Referring to
FIGS. 21A , 21B, and 21C, parts of thesilicon layer 254, the silicon-germanium layer 252 and the substrate are etched to form a trench that defines an active region on which a silicon-germanium pattern 252 p and thesilicon pattern 254 p are stacked. Adevice isolation 256 layer is formed in the trench. The active region may be formed by a conventional trench formation process. - Referring to
FIGS. 22A , 22B, and 22C, adummy gate pattern 258 that crosses over the active region is formed. Ions are implanted into the active region using thedummy gate pattern 258 as an ion implantation mask. The silicon-germanium pattern 252 p is doped to setting a projection range of ions to the silicon-germanium pattern 252 p. Silicon-germanium under thedummy gate pattern 258 is not doped. - Referring to
FIGS. 23A , 23B, and 23C, a sacrificial layer is formed on the substrate. The sacrificial layer is recessed to expose thedummy gate pattern 258, which is removed to form asacrificial pattern 259 having anopening 260 crossing over the active region. Theopening 260 is located where a gate electrode is to be formed. Thedevice isolation layer 256 exposed at theopening 260 is etched to expose sidewalls of the active region, that is, sidewalls of thesilicon pattern 254 p and the silicon-germanium pattern 252 p. The silicon-germanium pattern 252 p exposed in theopening 260 is etched to form a hollow 252 h. - Referring to
FIGS. 24A , 24B, and 24C, abuffer oxide layer 261 is conformally formed on the exposedsilicon pattern 254 p. An insulating material is formed in theopening 260 then it is recessed to expose a top surface of the active region. As a result, an insulatingpattern 263 is formed. The insulatingpattern 263 fills in the hollow 252 h. Thesacrificial pattern 259 is removed to expose the active region and the device isolation layer. Referring toFIGS. 25A , 25B, and 25C, agate insulating layer 262 is formed on the active region. Agate electrode 264 that crosses over the active region is formed. Thegate electrode 264 is disposed on the insulatingpattern 263. - Impurities are implanted into the
silicon pattern 254 p at respective sides of thegate electrode 264 to form the source region 2254 s and thedrain region 254 d shown inFIGS. 19A , 19B, and 19C. In addition,sidewall spacers 266 may be formed on sidewalls of thegate electrode 264. Before or after forming thesidewall spacers 266, ions may be implanted to form a drain with LDD structure or DDD structure. -
FIG. 26A is a plan view of a transistor according to fourth embodiments of the present invention.FIG. 26B is a cross-sectional view taken along line VII-VII′ ofFIG. 26A .FIG. 26C is a cross-sectional view taken along line VIII-VIII′ ofFIG. 26A . - Referring to
FIGS. 26A , 26B, and 26C, a planar transistor includes an active region vertically extending from asubstrate 360. The active region includes a unit double layer, which includes a stacked structure of a silicon-germanium pattern 352 p and thesilicon pattern 354 p. Agate electrode 364 crosses over the active region. Portions of the active region on respective sides of thegate electrode 364 include a stacked structure of the silicon-germanium pattern 352 p and thesilicon pattern 354 p. A portion of the active region overlapped with thegate electrode 364 has a structure in which thesilicon pattern 354 p is disposed on a region where the silicon-germanium pattern 352 p is removed. Thegate electrode 364 extends along sidewalls of thesilicon pattern 354 p to be aligned with an insulatingpattern 363 filled in the region underlying thesilicon pattern 354 p. Thegate electrode 364 covers a top surface and sidewalls of thesilicon pattern 354 p and the insulatingpattern 363 fills in the region underlying thesilicon pattern 354 p, i.e., thesilicon pattern 354 p is surrounded by thegate electrode 364 and the insulatingpattern 363. Source/drain regions gate electrode 364.Sidewall spacers 366 may be formed on sidewalls of thegate electrode 364. The source/drain regions silicon pattern 354 p. Agate insulating layer 362 is interposed between thegate electrode 364 and thesilicon pattern 354 p. The silicon-germanium pattern 352 p is doped before forming the source and drainregions drain regions -
FIGS. 27A-32A are plan views of fabrication products illustrating exemplary operations for fabricating the transistor ofFIGS. 26A-26C .FIGS. 27B-32B are cross-sectional views taken along line VII-VII′ ofFIGS. 27A to 32A , andFIGS. 27C-32C are cross-sectional views taken along line VIII-VIII′ ofFIGS. 27A to 32A . - Referring to
FIGS. 27A , 27B, and 27C, a silicon-germanium layer 352 and asilicon layer 354 are sequentially formed on asubstrate 350. The silicon-germanium layer 352 and thesilicon layer 354 may be formed using an epitaxial growth method. A channel width of the transistor to be formed depends on the thickness of thesilicon layer 354. Thesubstrate 350 may be, for example, a silicon-on-insulator (SOI) substrate, a germanium-on-insulator (GeOI) substrate, or a silicon-germanium-on-insulator (SiGeOI) substrate. If the uppermost layer of thesubstrate 350 is silicon-germanium, the silicon-germanium layer 352 may be omitted. - Referring to
FIGS. 28A , 28B, and 28C, parts of thesilicon layer 354, the silicon-germanium layer 352 and thesubstrate 350 are etched to form a trench that defines an active region with a fin-shaped stack of a silicon-germanium pattern 352 p and asilicon pattern 354 p. Adevice isolation layer 356 is formed in the trench. The active region may be formed using a conventional trench formation process. - Referring to
FIGS. 29A , 29B, and 29C, adummy gate pattern 358 that crosses over the active region is formed. Ions are implanted into the active regions using thedummy gate pattern 358 as an ion implantation mask. The silicon-germanium pattern 352 p is doped to set a projection range of ions to the silicon-germanium pattern 352 p. Silicon-germanium under thedummy gate pattern 358 is not doped. - Referring to
FIGS. 30A , 30B, and 30C, a sacrificial layer is formed on the substrate. The sacrificial layer is recessed to expose thedummy gate pattern 358, which is removed to form asacrificial pattern 359 having anopening 360 crossing over the active region. The opening is located where a gate electrode is to be formed. Adevice isolation layer 356 exposed at theopening 360 is etched to expose sidewalls of the active region, including sidewalls of thesilicon pattern 354 p and the silicon-germanium pattern 352 p. The silicon-germanium pattern 352 p exposed in theopening 360 is etched to form a hollow 352 h. - Referring to
FIGS. 31A , 31B, and 31C, a buffer oxide layer is conformally formed on the exposedsilicon pattern 354 p. An insulating layer is formed on the substrate, filling the hollow 352 h. The insulating layer is removed using CMP or etch-back until the sacrificial layer is exposed. The insulating layer is recessed to expose sidewalls of thesilicon pattern 354 p. As a result, an insulatingpattern 363 is formed. - Referring to
FIGS. 32A , 32B, and 32C, a buffer insulating layer on the exposedsilicon pattern 354 p is removed, and then agate insulating layer 362 is formed. A conductive layer is formed and then recessed to form agate electrode 364. Thesacrificial pattern 359 is removed to expose sidewalls of thegate electrode 364, the active region, and the device isolation layer. At this time, the sidewalls of thesilicon pattern 354 p covered with thegate electrode 364 are exposed. Because the silicon-germanium pattern does not influence operation of the transistor, whether it is exposed or not is generally not important. - Impurities are implanted into the
silicon pattern 354 p at respective sides of thegate electrode 364 to form the source/drain regions FIGS. 26A , 26B, and 26C.Sidewall spacers 366 may be formed on sidewalls of thegate electrode 364. Before or after forming thesidewall spacer 366, ions may be implanted to form a drain with LDD structure or DDD structure. - In some embodiments of the present invention, silicon-germanium is doped using an oblique ion implantation method, which can reduce the width of an un-doped region can be reduced. Additionally, the width of the un-doped region can be increased by doping after forming a dummy spacer at sidewalls of a dummy gate pattern. This means that the width of a subsequently formed hollow adjacent the channel can be optimized. The dummy spacer may be removed after doping. Additional processes may be performed before forming the gate oxide layer. One is a sacrificial oxidation process for rounding an edge portion of the hollow. The other is a process for recessing a surface of a silicon pattern defining the hollow.
- In some embodiments of the present invention, silicon-germanium is selectively etched using an etch ratio difference between doped silicon-germanium and an un-doped silicon-germanium so that it is possible to form a hollow for formation of a gate electrode or insulating region with a narrow width. Therefore, it is possible to reduce a variation in channel length in a gate all around type transistor.
- Many alterations and modifications may be made by those having ordinary skill in the art, given the benefit of the present disclosure, without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated embodiments have been set forth only for the purposes of example, and that it should not be taken as limiting the invention as defined by the following claims. The following claims are, therefore, to be read to include not only the combination of elements which are literally set forth but all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially the same result. The claims are thus to be understood to include what is specifically illustrated and described above and what is conceptually equivalent.
Claims (11)
1. A transistor comprising:
spaced-apart impurity-doped first semiconductor material regions disposed on a substrate;
a second semiconductor material region disposed on and extending between the spaced-apart impurity-doped first semiconductor material regions;
a gate insulating layer conforming to at least a top surface and sidewalls of a portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions;
a gate electrode disposed on the gate insulating layer on the at least a top surface and sidewalls of the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions; and
source/drain regions in the second semiconductor material region on respective sides of the gate electrode.
2. A transistor according to claim 1 , wherein the impurity-doped first semiconductor material regions comprise impurity-doped silicon-germanium regions and wherein the second semiconductor material region comprises a silicon region.
3. A transistor according to claim 1 , wherein the impurity-doped first semiconductor material regions have a different dopant concentration than the source/drain regions.
4. A transistor according to claim 1 , wherein the gate electrode surrounds the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
5. A transistor according to claim 1 , further comprising an insulating region disposed between the substrate and the portion of the second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
6. A transistor according to claim 1 :
wherein the impurity-doped first semiconductor material regions comprise a first pair of spaced-apart impurity-doped first semiconductor material regions disposed on the substrate;
wherein the second semiconductor material region comprises a first second semiconductor material region disposed on and extending between the first pair of impurity-doped first semiconductor material regions;
wherein the impurity-doped first semiconductor material regions further comprise a second pair of spaced-apart impurity-doped first semiconductor material regions disposed on the first second semiconductor material region;
wherein the second semiconductor material region further comprises a second second semiconductor material region disposed on and extending between the second pair of impurity-doped first semiconductor material regions;
wherein the gate insulating layer conforms to at least a top surface and sidewalls of a portion of the second second semiconductor material region disposed between the second pair of impurity-doped first semiconductor material regions and sidewalls of a portion of the first second semiconductor material region disposed between the first pair of impurity-doped first semiconductor material regions;
wherein the gate electrode is disposed on the gate insulating layer on at least the top surface and sidewalls of the portion of the second second semiconductor material region between the second pair of impurity-doped first semiconductor material regions and the sidewalls of the portion of the first second semiconductor material disposed between the first pair of impurity-doped first semiconductor material regions; and
wherein the source/drain regions comprise first and second pairs of source/drain regions in the respective first and second second semiconductor material regions, respective ones of each pair disposed on respective sides of the gate electrode.
7. A transistor according to claim 6 , wherein the gate electrode surrounds the portions of the first and second second semiconductor material region disposed between the impurity-doped first semiconductor material regions.
8. A transistor according to claim 1 , further comprising respective sidewall spacers on opposite sidewalls of the gate electrode.
9. A transistor according to claim 1 , wherein the source/drain regions have an LDD or a DDD structure.
10. A transistor according to claim 1 , wherein the portion of the second semiconductor material region between the impurity-doped first semiconductor material regions serves as a channel region for the transistor.
11. A transistor according to claim 1 , wherein a trench isolation region surrounds the second semiconductor material and first semiconductor material regions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/136,957 US20080237641A1 (en) | 2004-04-09 | 2008-06-11 | Surrounded-Channel Transistors with Directionally Etched Gate or Insulator Formation Regions |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040024595A KR100612415B1 (en) | 2004-04-09 | 2004-04-09 | Transistor having an all arounded channel and method of fabricating the same |
KR2004-24595 | 2004-04-09 | ||
US11/095,969 US7396726B2 (en) | 2004-04-09 | 2005-03-31 | Methods of fabricating surrounded-channel transistors with directionally etched gate or insulator formation regions |
US12/136,957 US20080237641A1 (en) | 2004-04-09 | 2008-06-11 | Surrounded-Channel Transistors with Directionally Etched Gate or Insulator Formation Regions |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/095,969 Division US7396726B2 (en) | 2004-04-09 | 2005-03-31 | Methods of fabricating surrounded-channel transistors with directionally etched gate or insulator formation regions |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080237641A1 true US20080237641A1 (en) | 2008-10-02 |
Family
ID=35059721
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/095,969 Active 2026-04-18 US7396726B2 (en) | 2004-04-09 | 2005-03-31 | Methods of fabricating surrounded-channel transistors with directionally etched gate or insulator formation regions |
US12/136,957 Abandoned US20080237641A1 (en) | 2004-04-09 | 2008-06-11 | Surrounded-Channel Transistors with Directionally Etched Gate or Insulator Formation Regions |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/095,969 Active 2026-04-18 US7396726B2 (en) | 2004-04-09 | 2005-03-31 | Methods of fabricating surrounded-channel transistors with directionally etched gate or insulator formation regions |
Country Status (2)
Country | Link |
---|---|
US (2) | US7396726B2 (en) |
KR (1) | KR100612415B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090278196A1 (en) * | 2008-05-06 | 2009-11-12 | Cheng-Hung Chang | FinFETs having dielectric punch-through stoppers |
US20100144121A1 (en) * | 2008-12-05 | 2010-06-10 | Cheng-Hung Chang | Germanium FinFETs Having Dielectric Punch-Through Stoppers |
US20100163971A1 (en) * | 2008-12-31 | 2010-07-01 | Shih-Ting Hung | Dielectric Punch-Through Stoppers for Forming FinFETs Having Dual Fin Heights |
US20100213548A1 (en) * | 2009-02-24 | 2010-08-26 | Cheng-Hung Chang | Semiconductor Devices with Low Junction Capacitances and Methods of Fabrication Thereof |
US20130200454A1 (en) * | 2012-02-07 | 2013-08-08 | International Business Machines Corporation | Replacement-gate finfet structure and process |
CN104051535A (en) * | 2013-03-11 | 2014-09-17 | 格罗方德半导体公司 | Transistor including a gate electrode extending all around one or more channel regions |
US20140264590A1 (en) * | 2013-03-13 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with Bottom SiGe Layer in Source/Drain |
US20170352739A1 (en) * | 2016-06-01 | 2017-12-07 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for compound semiconductor fin structure |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100618852B1 (en) * | 2004-07-27 | 2006-09-01 | 삼성전자주식회사 | Semiconductor device having high operating current |
FR2881273B1 (en) * | 2005-01-21 | 2007-05-04 | St Microelectronics Sa | METHOD FOR FORMING INTEGRATED CIRCUIT SEMICONDUCTOR SUBSTRATE |
KR101194742B1 (en) * | 2006-07-28 | 2012-10-26 | 에스케이하이닉스 주식회사 | Method for forming semiconductor device |
WO2009098548A1 (en) * | 2008-02-08 | 2009-08-13 | Freescale Semiconductor, Inc. | Intermediate product for a multichannel fet and process for obtaining an intermediate product |
FR2928029B1 (en) * | 2008-02-27 | 2011-04-08 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING A BENT GRID SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT |
FR2928028B1 (en) * | 2008-02-27 | 2011-07-15 | St Microelectronics Crolles 2 | METHOD FOR MANUFACTURING A BENT GRID SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT |
US8759916B2 (en) | 2012-01-27 | 2014-06-24 | International Business Machines Corporation | Field effect transistor and a method of forming the transistor |
CN103579315B (en) * | 2012-07-25 | 2017-03-08 | 中国科学院微电子研究所 | Semiconductor device and its manufacture method |
US8823059B2 (en) | 2012-09-27 | 2014-09-02 | Intel Corporation | Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack |
US9041106B2 (en) * | 2012-09-27 | 2015-05-26 | Intel Corporation | Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates |
US11404325B2 (en) | 2013-08-20 | 2022-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon and silicon germanium nanowire formation |
US9184269B2 (en) * | 2013-08-20 | 2015-11-10 | Taiwan Semiconductor Manufacturing Company Limited | Silicon and silicon germanium nanowire formation |
KR102130056B1 (en) * | 2013-11-15 | 2020-07-03 | 삼성전자주식회사 | Semiconductor device having fin field effect transistor and methods of forming the same |
KR102245649B1 (en) * | 2014-03-31 | 2021-04-29 | 삼성전자주식회사 | Semiconductor Device And Method of Fabricating The Same |
TWI767772B (en) * | 2014-04-10 | 2022-06-11 | 日商半導體能源研究所股份有限公司 | Memory device and semiconductor device |
US9865603B2 (en) * | 2015-03-19 | 2018-01-09 | Globalfoundries Inc. | Transistor structure having N-type and P-type elongated regions intersecting under common gate |
CN106549058A (en) * | 2015-09-22 | 2017-03-29 | 中国科学院微电子研究所 | Method, semi-conductor device manufacturing method |
CN106549043A (en) * | 2015-09-22 | 2017-03-29 | 中国科学院微电子研究所 | Method, semi-conductor device manufacturing method |
US10417369B2 (en) | 2017-05-26 | 2019-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device, corresponding mask and method for generating layout of same |
CN108231594B (en) * | 2017-12-21 | 2020-10-02 | 上海集成电路研发中心有限公司 | Manufacturing method of FinFET device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5965914A (en) * | 1997-06-18 | 1999-10-12 | Mitsubishi Denki Kabushiki Kaisha | Thin film transistor having a branched gate and channel |
US6396108B1 (en) * | 2000-11-13 | 2002-05-28 | Advanced Micro Devices, Inc. | Self-aligned double gate silicon-on-insulator (SOI) device |
US6495403B1 (en) * | 1999-10-05 | 2002-12-17 | Stmicroelectronics S.A. | Gate-all-around semiconductor device and process for fabricating the same |
US6605847B2 (en) * | 2001-04-12 | 2003-08-12 | Samsung Electronics Co., Ltd. | Semiconductor device having gate all around type transistor and method of forming the same |
US6639276B2 (en) * | 2001-07-05 | 2003-10-28 | International Rectifier Corporation | Power MOSFET with ultra-deep base and reduced on resistance |
US7172943B2 (en) * | 2003-08-13 | 2007-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-gate transistors formed on bulk substrates |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002151688A (en) | 2000-08-28 | 2002-05-24 | Mitsubishi Electric Corp | Mos type semiconductor device and manufacturing method thereof |
JP3543117B2 (en) | 2001-03-13 | 2004-07-14 | 独立行政法人産業技術総合研究所 | Double gate field effect transistor |
US7144820B2 (en) * | 2004-01-02 | 2006-12-05 | Infineon Technologies Ag | Method of manufacturing a layer sequence and a method of manufacturing an integrated circuit |
-
2004
- 2004-04-09 KR KR1020040024595A patent/KR100612415B1/en active IP Right Grant
-
2005
- 2005-03-31 US US11/095,969 patent/US7396726B2/en active Active
-
2008
- 2008-06-11 US US12/136,957 patent/US20080237641A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5965914A (en) * | 1997-06-18 | 1999-10-12 | Mitsubishi Denki Kabushiki Kaisha | Thin film transistor having a branched gate and channel |
US6495403B1 (en) * | 1999-10-05 | 2002-12-17 | Stmicroelectronics S.A. | Gate-all-around semiconductor device and process for fabricating the same |
US6396108B1 (en) * | 2000-11-13 | 2002-05-28 | Advanced Micro Devices, Inc. | Self-aligned double gate silicon-on-insulator (SOI) device |
US6605847B2 (en) * | 2001-04-12 | 2003-08-12 | Samsung Electronics Co., Ltd. | Semiconductor device having gate all around type transistor and method of forming the same |
US6639276B2 (en) * | 2001-07-05 | 2003-10-28 | International Rectifier Corporation | Power MOSFET with ultra-deep base and reduced on resistance |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US7172943B2 (en) * | 2003-08-13 | 2007-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-gate transistors formed on bulk substrates |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11133387B2 (en) * | 2008-05-06 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US10312327B2 (en) * | 2008-05-06 | 2019-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US9722025B2 (en) * | 2008-05-06 | 2017-08-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US8106459B2 (en) * | 2008-05-06 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US9230959B2 (en) | 2008-05-06 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US20090278196A1 (en) * | 2008-05-06 | 2009-11-12 | Cheng-Hung Chang | FinFETs having dielectric punch-through stoppers |
US8957477B2 (en) | 2008-05-06 | 2015-02-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs having dielectric punch-through stoppers |
US20100144121A1 (en) * | 2008-12-05 | 2010-06-10 | Cheng-Hung Chang | Germanium FinFETs Having Dielectric Punch-Through Stoppers |
US8048723B2 (en) | 2008-12-05 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs having dielectric punch-through stoppers |
US9048259B2 (en) | 2008-12-31 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric punch-through stoppers for forming FinFETs having dual fin heights |
US8263462B2 (en) | 2008-12-31 | 2012-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric punch-through stoppers for forming FinFETs having dual fin heights |
US9735042B2 (en) | 2008-12-31 | 2017-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dielectric punch-through stoppers for forming FinFETs having dual Fin heights |
US20100163971A1 (en) * | 2008-12-31 | 2010-07-01 | Shih-Ting Hung | Dielectric Punch-Through Stoppers for Forming FinFETs Having Dual Fin Heights |
US8293616B2 (en) | 2009-02-24 | 2012-10-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of fabrication of semiconductor devices with low capacitance |
US9935197B2 (en) | 2009-02-24 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices with low junction capacitances |
US11114563B2 (en) | 2009-02-24 | 2021-09-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices with low junction capacitances and methods of fabrication thereof |
US20100213548A1 (en) * | 2009-02-24 | 2010-08-26 | Cheng-Hung Chang | Semiconductor Devices with Low Junction Capacitances and Methods of Fabrication Thereof |
CN103247685A (en) * | 2012-02-07 | 2013-08-14 | 国际商业机器公司 | Replacement-gate finfet structure and process |
US8946027B2 (en) * | 2012-02-07 | 2015-02-03 | International Business Machines Corporation | Replacement-gate FinFET structure and process |
US20130200454A1 (en) * | 2012-02-07 | 2013-08-08 | International Business Machines Corporation | Replacement-gate finfet structure and process |
CN104051535A (en) * | 2013-03-11 | 2014-09-17 | 格罗方德半导体公司 | Transistor including a gate electrode extending all around one or more channel regions |
US9443945B2 (en) | 2013-03-11 | 2016-09-13 | Globalfoundries Inc. | Transistor including a gate electrode extending all around one or more channel regions |
US8963258B2 (en) * | 2013-03-13 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company | FinFET with bottom SiGe layer in source/drain |
US9911829B2 (en) | 2013-03-13 | 2018-03-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with bottom SiGe layer in source/drain |
US9293581B2 (en) | 2013-03-13 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with bottom SiGe layer in source/drain |
US20140264590A1 (en) * | 2013-03-13 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with Bottom SiGe Layer in Source/Drain |
US20170352739A1 (en) * | 2016-06-01 | 2017-12-07 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for compound semiconductor fin structure |
US10374065B2 (en) * | 2016-06-01 | 2019-08-06 | Semiconductor Manufacturing International (Shanghai) Corporation | Method and device for compound semiconductor fin structure |
US10937896B2 (en) | 2016-06-01 | 2021-03-02 | Semiconductor Manufacturing International (Shanghai) Corporation | Device for compound semiconductor Fin structure |
US11710780B2 (en) | 2016-06-01 | 2023-07-25 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device fabrication method |
Also Published As
Publication number | Publication date |
---|---|
KR100612415B1 (en) | 2006-08-16 |
US7396726B2 (en) | 2008-07-08 |
KR20050099324A (en) | 2005-10-13 |
US20050224889A1 (en) | 2005-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7396726B2 (en) | Methods of fabricating surrounded-channel transistors with directionally etched gate or insulator formation regions | |
US7470588B2 (en) | Transistors including laterally extended active regions and methods of fabricating the same | |
US8466511B2 (en) | Vertical channel fin field-effect transistors having increased source/drain contact area and methods for fabricating the same | |
US7768070B2 (en) | Semiconductor devices having field effect transistors | |
KR100605499B1 (en) | MOS transistor having recessed gate electrode method of fabricating the same | |
US7394116B2 (en) | Semiconductor device including a multi-channel fin field effect transistor including protruding active portions and method of fabricating the same | |
KR100505113B1 (en) | Mosfet and method of fabricating the same | |
US7994568B2 (en) | Vertical transistor of semiconductor device and method for forming the same | |
US7605032B2 (en) | Method for producing a trench transistor and trench transistor | |
US7279774B2 (en) | Bulk substrates in FinFETs with trench insulation surrounding FIN pairs having FINs separated by recess hole shallower than trench | |
US20050272190A1 (en) | Methods of fabricating fin field-effect transistors having silicide gate electrodes and related devices | |
US20050019993A1 (en) | Methods for fabricating fin field effect transistors using a protective layer to reduce etching damage | |
GB2395603A (en) | Multichannel TFT having gate formed around channels | |
US20110014769A1 (en) | Manufacturing method for planar independent-gate or gate-all-around transistors | |
KR20140102497A (en) | A semiconductor device and method of fabricating the same | |
US8067799B2 (en) | Semiconductor device having recess channel structure and method for manufacturing the same | |
KR20050108916A (en) | Methods of forming a fin field effect transistor using damascene process | |
KR100618904B1 (en) | Semiconductor device having finfet and method of forming the same | |
CN111463287A (en) | Semiconductor device, method of manufacturing the same, and electronic apparatus including the same | |
KR100767399B1 (en) | Method of fabricating semiconductor device having fin-fet | |
CN106409748B (en) | Semiconductor element and manufacturing method thereof | |
US20220336661A1 (en) | Semiconductor device | |
KR100534104B1 (en) | metal oxide semiconductor(MOS) transistors having three dimensional channels and methods of fabricating the same | |
CN113838934B (en) | Semiconductor structure and forming method thereof | |
KR100648635B1 (en) | Mos device with saddle type structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |