US20070290236A1 - Semiconductor device and method of fabricating the same - Google Patents

Semiconductor device and method of fabricating the same Download PDF

Info

Publication number
US20070290236A1
US20070290236A1 US11/882,617 US88261707A US2007290236A1 US 20070290236 A1 US20070290236 A1 US 20070290236A1 US 88261707 A US88261707 A US 88261707A US 2007290236 A1 US2007290236 A1 US 2007290236A1
Authority
US
United States
Prior art keywords
gate electrode
layer
electrode layer
silicon
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US11/882,617
Inventor
Toshiyuki Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US11/882,617 priority Critical patent/US20070290236A1/en
Publication of US20070290236A1 publication Critical patent/US20070290236A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28114Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/82385Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823864Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET

Definitions

  • the present invention relates to a semiconductor device and a method of fabricating the semiconductor device.
  • a MIS LSI is desired to have more high performance and more high density integration.
  • semiconductor technologies such as miniaturizing a gate size of a MISFET and suppressing a lateral diffusion of impurities in a source-drain region, have been developed in accordance with a scaling rule.
  • Decreasing the gate size of the MISFET by the miniaturization generally involves a short channel effect on MISFET characteristics by spreading a depletion region near a drain region of a silicon substrate.
  • the short channel effect is greatly influenced by extension regions formed in a source-drain structure of the MISFET.
  • Such the extension regions are formed in following steps.
  • Conductive impurities are introduced into the silicon substrate by using ion implantation employing the gate electrode as a mask, after forming a gate electrode.
  • Subsequent thermal annealing activates the implanted impurities.
  • the impurities deeply and laterally diffuse into the silicon substrate.
  • the impurity diffusion is also accompanied by thermal annealing in following steps of the MISFET process. Accordingly, the miniaturization of the gate length leads to the short channel effect.
  • Japanese Patent Publication (Kokai) No. 2003-332567 discloses a method of fabricating a semiconductor device having a notch-type gate electrode.
  • the gate electrode having a longer gate length than a predetermined gate length is formed first.
  • the upper side wall of the gate electrode is covered with a mask, subsequent etching of the lower side wall of the gate electrode shorten the length of the gate electrode.
  • the length of the gate electrode is defined at the shortened length of the lower gate electrode portion.
  • the ion implantation forming the extension region is performed employing the upper gate electrode as a mask, thus, the channel region of the MISFET is formed in the surface of the silicon substrate beneath the upper gate electrode rather than in lower gate electrode.
  • a channel length suppressing the short channel effect can be formed in the surface region beneath the notch-type gate electrode.
  • the miniaturization of the MISFET can be realized by the notch-type gate electrode.
  • the gate electrode length is determined by the etching conditions, such as etching rate and etching time. That is, the difference between the length of the lower gate electrode and that of the upper gate electrode cannot be precisely controlled. Therefore, the MISFET with sufficient characteristics cannot be obtained in a case of the notched-type gate electrode.
  • an etching rate of the gate electrode near an interface with a gate insulating layer becomes comparatively slow, and accordingly, forming the lower gate electrode with a straight shape is more difficult. Furthermore, as the processing steps of forming the side wall mask on the side wall of the upper gate electrode becomes comparatively long, a cost of fabricating the MISFET becomes comparatively high.
  • a semiconductor device including, a semiconductor substrate, a gate insulating layer on the semiconductor substrate, a two-step gate electrode formed on the gate insulating layer, the two-step gate electrode having a first gate electrode layer formed on the gate insulating layer and a second gate electrode layer formed on the first gate electrode layer, the gate length of the second-gate electrode layer being longer than that of the first gate electrode layer, extension regions formed in the semiconductor substrate to interpose a channel region of the semiconductor substrate beneath the second gate electrode layer, and source-drain regions formed in the outside of the extension regions toward the channel region, the source-drain regions adjoining the extension regions.
  • a method of fabricating a semiconductor device including, forming a gate insulating layer on a semiconductor substrate, forming a first gate electrode layer on the gate insulating layer, forming a dummy gate electrode layer on the first gate electrode layer, selectively removing the dummy gate electrode layer and the first gate electrode layer to form proto-gate electrodes each having the dummy gate electrode layer stacked on the first gate electrode layer, forming an embedded layer between the proto-gate electrodes, removing the dummy gate electrode layer of the proto-gate electrodes to form a space region on the first gate electrode layer, extending the space region to a prescribed width by removing the portion of the embedded layer surrounding the space region, forming a second gate electrode layer in the extended space region to form two-step gate electrodes having the second gate electrode layer stacked on the first gate electrode layer, wherein the gate length of the second gate electrode layer is longer than the gate length of the first gate electrode layer, removing the embedded layer, forming extension regions in the semiconductor substrate by
  • FIGS. 1A-1P are cross-sectional views showing a fabrication method of a semiconductor device according to a first embodiment of the present invention
  • FIGS.2A-2P are cross-sectional views showing a fabrication method of a semiconductor device according to a second embodiment of the present invention.
  • FIGS. 1A-1P are cross-sectional views showing a fabrication method of a semiconductor device according to a first embodiment of the present invention. Moreover, FIG. 1P is a cross-sectional view of the semiconductor device in the first embodiment of the present invention.
  • the semiconductor device in the first embodiment is a complementary MISFET (CMOS).
  • CMOS complementary MISFET
  • a p-type silicon substrate 10 is prepared as a semiconductor substrate.
  • a first silicon oxide layer 11 is formed on the silicon substrate 10 by using CVD.
  • a first silicon nitride layer 12 is successively formed on the first silicon oxide layer 11 by using CVD.
  • the first silicon nitride layer 12 and the first silicon oxide layer 11 are selectively delineated by using lithography and dry etching.
  • a mask pattern with the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 is formed on the silicon substrate 10 .
  • a shallow trench groove 10 a is formed in the silicon substrate 10 by using dry etching, employing the mask pattern i.e. the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 as a mask.
  • a second silicon oxide layer 13 is formed over the silicon substrate 10 including in the shallow trench groove 10 a by using CVD, as shown in FIG. 1C .
  • the second silicon oxide layer 13 and the mask pattern, i.e. the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 are removed by using CMP and etching to make the surface flat.
  • the surface removing step is carried out down to the surface level of the silicon substrate 10 , and the second silicon oxide layer 13 formed in the shallow trench groove 10 a remains intact.
  • the second silicon oxide layer 13 embedded in the shallow trench groove 10 a is an isolation area 14 , as shown in FIG. 1D .
  • a p-type well 15 b and a n-type well 15 a in the CMOS region are selectively separated by introducing impurities, respectively, as shown in FIG. 1D .
  • boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the silicon substrate 10 by using lithography and ion implantation. Subsequent thermal annealing activates the implanted impurities.
  • the p-type impurities may be not introduced into the p-type well 15 b , as the silicon substrate 10 is the p-type silicon.
  • a double well structure of a p-type well in an n-type well may also be used.
  • FIGS. 1E-1H show cross-sectional views of the semiconductor device in the processing steps.
  • a channel region is formed by using ion implantation technique.
  • a third silicon oxide layer (not illustrated) having a thickness of 10 nm is formed on the silicon substrate 10 for protecting the surface region of the silicon substrate 10 .
  • impurities are implanted into the surface region of the silicon substrate 10 through the silicon oxide layer.
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the silicon substrate 10 by using lithography and ion implantation. Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of such as 10 seconds activates the implanted impurities. On the other hand, the third silicon oxide layer is removed by using wet etching.
  • hafnium oxide layer 16 having a thickness of 6 nm is chemically deposited on the silicon substrate 10 as a gate insulating layer.
  • relative dielectric constant of hafnium oxide is 22, for example, and is higher than that of silicon oxide and silicon nitride, hafnium oxide is used for a high dielectric material to obtain a high speed CMOS device.
  • a polycrystalline silicon layer 17 having a thickness of 50 nm is deposited by using LPCVD.
  • boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the polycrystalline silicon layer 17 of the p-type MISFET and the n-type MISFET, respectively.
  • a second silicon nitride layer 18 having a thickness of 60 nm is deposited by using LPCVD.
  • a resist layer is coated on the second silicon nitride layer 18 .
  • resist patterns 19 a are formed at predetermined regions in the resist layer by using lithography.
  • the second silicon nitride layer 18 is selectively delineated to form a dummy gate electrode layer 18 a by using dry etching employing the resist patterns 19 a as a mask, and subsequently, the resist patterns 19 a are removed.
  • the polycrystalline silicon layer 17 also is selectively delineated to form a first gate electrode layer 17 a by using dry etching employing the dummy gate electrode layer 18 a as a mask.
  • a proto-gate electrode layer with the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a is formed on the hafnium oxide layer 16 .
  • the first gate electrode layer 17 a has a first gate length L 1 of 100 nm.
  • FIGS. 1I-1M show cross-sectional views of the semiconductor device in the processing steps.
  • a fourth silicon oxide layer as an embedded insulating layer 19 is formed over the silicon substrate 10 by using CVD so as to cover the proto-gate electrode layer with the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a .
  • the embedded insulating layer 19 is removed by using CMP and etching to make the surface flat.
  • Flattening the surface of the embedded insulating layer 19 is carried out down to the surface level of the dummy gate electrode layer 18 a , as shown in FIG. 1J .
  • the embedded insulating layer 19 remains intact between the proto-gate electrodes, i.e. the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a.
  • the dummy gate electrode layer 18 a is selectively removed by using wet etching employing such as phosphoric acid as an etching solution. As a result, a space region 18 b is formed above the first gate electrode layer 17 a , as shown in FIG. 1K . Moreover, the side wall of the embedded insulating layer 19 surrounding the space region 18 b is removed by using wet etching, and as a result, the space region 18 b is extended 20 nm toward the gate length direction.
  • a tungsten-silicon compound layer with a thickness of 80 nm is formed over the silicon substrate 10 including the space region 18 b by using LPCVD.
  • the tungsten-silicon compound contains excess silicon for the stoichiometric composition (WSi 2 ).
  • the excess silicon reacts with a cobalt layer to form cobalt-silicon compound on the tungsten-silicon compound layer.
  • the tungsten-silicon compound layer is removed by using CMP and etching to make the surface of the tungsten-silicon compound layer flat. Flattening the surface is carried out down to the surface level of the embedded insulating layer 19 .
  • a second gate electrode layer 20 having a second gate length L 2 of 140 nm is embedded in the embedded insulating layer 19 .
  • Two-step gate electrodes 20 a with the second gate electrode layer 20 stacked on the first gate electrode layer 17 a are formed on the hafnium oxide layer 16 , as shown in FIG. 1M .
  • the first gate length L 1 and the second gate length L 2 is 100 nm long and 140 nm long, respectively.
  • the difference between the second gate length L 2 and first gate length L 1 is determined to optimize the MISFET characteristics. For example, the difference is made shorter to avoid an off-set gate structure. On the other hand, the difference is made longer not to generate a short channel effect.
  • tungsten may be utilized as the second gate layer. In this case, forming TiN, as a barrier metal, under tungsten prevents the reaction between the first gate electrode layer and the second gate electrode layer at an annealing process. The metal layer may further provide higher speed of the gate interconnection.
  • FIGS. 1M-1P show cross-sectional views of the semiconductor device in the processing steps.
  • extension regions 21 are formed as shown in FIG. 1M .
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 13 cm ⁇ 2 to 1 E 15 cm ⁇ 2 by using lithography and ion implantation, employing the second gate electrode layer 20 as a mask.
  • the extension regions 21 with a comparatively shallow junction depth are formed.
  • the second gate electrode layer 20 is employed as the mask, thus, the extension regions 21 are formed in the portion 20 nm away from the channel region of the silicon substrate 10 beneath the first gate electrode layer 17 a .
  • this gate structure can suppress a short channel effect on the MISFET.
  • Source-drain regions are formed at the surface region of the silicon substrate 10 .
  • An insulating layer such as a third silicon nitride layer having a thickness of 20 nm is formed over the silicon substrate 10 by using LPCVD.
  • the third silicon nitride layer on the second gate electrode layer 20 and the gate insulating layer 16 is removed by using anisotropic etching.
  • a sidewall insulating layer 22 is selectively formed on a side surface of the two-step gate electrodes 20 a , as shown in FIG. 1N .
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 15 cm ⁇ 2 to 1 E 16 cm ⁇ 2 by using lithography and ion implantation, employing the second gate electrode layer 20 and sidewall insulating layer 22 as a mask.
  • the source-drain regions 23 with a comparatively deep junction depth are formed as shown in FIG. 10 .
  • the gate insulating layer i.e. hafnium oxide layer 16 formed on the silicon substrate 10
  • the gate insulating layer is removed by using dry etching employing the two step gate electrode 20 a and sidewall insulating layer 22 as a mask.
  • a cobalt layer is formed over the silicon substrate 10 .
  • a cobalt-silicon compound layer 24 is formed on the source-drain regions 23 as shown in FIG. 1P .
  • cobalt-silicon compound layer 24 is also formed on the second electrode layer 20 . Subsequently, the residual cobalt layer is selectively removed by wet etching.
  • a silicon oxide layer (not illustrated) is formed over the silicon substrate 10 by using plasma-assisted CVD. Contact holes are opened in the silicon oxide layer. A metal interconnection is formed. Furthermore, the formation of the silicon-oxide layer, the contact holes, and the metal interconnection are carried out, as required. A multilevel interconnection can be formed. The surface of the silicon substrate 10 is covered with a protective insulating layer. Pad portions may be opened to complete the semiconductor device according to the first embodiment.
  • the extension regions are formed by using the second gate electrode layer as a mask to separate the prescribed length from the channel region. As a result, a short channel effect on the MISFET can be suppressed.
  • a silicon layer as the first gate electrode layer leads to the work function control and a silicon-metal compound as the second gate electrode layer leads to the low resistance of the gate interconnection.
  • the first gate length L 1 of the first gate electrode layer is defined by lithography and the first gate electrode layer has comparatively thinner film thickness of 40 nm, thus the uniformity degree of the gate electrode patterns is high.
  • the first gate length L 1 is miniaturized down to such as 100 nm; therefore, the two-step gate electrode may bring a greater improvement to a miniaturized MISFET than a conventional MISFET on the device performances.
  • the first gate electrode layer may be partially overlapped on the extension regions from the view point of controlling the MISFET characteristics.
  • FIGS. 2A-2P are cross-sectional views showing a fabrication method of a semiconductor device according to the second embodiment of the present invention. Moreover, FIG. 2P is a cross-sectional view of the semiconductor device in the second embodiment of the present invention.
  • the semiconductor device in the second embodiment is a complementary MISFET (CMOS). Referencing to FIGS. 2A-2P , a fabricating process of the semiconductor device is explained below.
  • CMOS complementary MISFET
  • a p-type silicon substrate 30 is prepared as a semiconductor substrate.
  • a first silicon oxide layer 31 is formed on the silicon substrate 30 by using CVD.
  • a first silicon nitride layer 32 is successively formed on the first silicon oxide layer 31 by using CVD.
  • the first silicon nitride film 32 and the silicon first oxide layer 31 are selectively delineated by using lithography and dry etching.
  • a mask pattern with the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 is formed on the silicon substrate 30 .
  • a shallow trench groove 30 a is formed in the silicon substrate 10 by using dry etching, employing the mask pattern, i.e. the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 as a mask.
  • a second silicon oxide layer 33 is formed over the silicon substrate 30 including the shallow trench groove 30 a by using CVD, as shown in FIG. 2C .
  • the second silicon oxide layer 33 and the mask pattern, i.e. the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 are removed by using CMP and etching to make the surface flat.
  • the surface flatness is carried out down to the surface level of the silicon substrate 30 , and the second silicon oxide layer 33 formed in the shallow trench groove 30 a remains intact.
  • the second silicon oxide layer 33 embedded in the shallow trench groove 30 a is an isolation area 34 , as shown in FIG. 2D .
  • a p-type well 35 b and a n-type well 35 a in the CMOS region are selectively separated by introducing impurities, respectively, as shown in FIG. 2D .
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the silicon substrate 30 by using lithography and ion implantation. Subsequent thermal annealing activates the implanted impurities.
  • FIGS. 2E-2H are cross-sectional views of the semiconductor device in the processing steps.
  • a channel region is formed by using ion implantation technique.
  • a third silicon oxide layer (not illustrated) having a thickness of 10 nm is formed on the silicon substrate 30 for protecting the surface region of the silicon substrate 30 .
  • impurities are implanted into the surface region of the silicon substrate 30 through the third silicon oxide layer.
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the silicon substrate 30 by using lithography and ion implantation. Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 seconds activates the implanted impurities. On the other hand, the third silicon oxide layer is removed by using wet etching.
  • a silicon oxide layer having a thickness of 2 nm is thermally oxidized on the silicon substrate 10 as a gate insulating layer 36 .
  • a polycrystalline silicon-germanium compound layer 37 having a thickness of 40 nm is deposited by using LPCVD. Subsequently, impurities may be implanted into the polycrystalline silicon-germanium compound layer 37 .
  • impurities may be implanted into the polycrystalline silicon-germanium compound layer 37 .
  • boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted with a dose of approximately 1 E 12 cm ⁇ 2 to 1 E 14 cm ⁇ 2 into the polycrystalline silicon-germanium compound layer 37 of the p-type MISFET and the n-type MISFET, respectively.
  • a second silicon nitride layer 38 having a thickness of 60 nm is deposited by using LPCVD.
  • a resist layer is coated on the second silicon nitride layer 38 .
  • a resist pattern 39 a is formed at a prescribed region in the resist layer by using lithography.
  • the second silicon nitride layer 38 is selectively delineated to form a dummy gate electrode layer 38 a by using dry etching employing a resist pattern 39 a as a mask, subsequently, the resist pattern 39 a is removed. Furthermore, the polycrystalline silicon-germanium compound layer 37 also is selectively delineated to form a first gate electrode layer 37 a by using dry etching employing the dummy gate electrode layer 38 a as a mask. As a result, a proto-gate electrode layer with the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a is formed on the gate insulating layer 36 .
  • the first gate electrode layer 37 a has a first gate length L 1 of 80 nm.
  • the gate insulating layer 36 i.e. thermal oxide layer, formed on the silicon substrate 30 , is removed by using dry etching or wet etching employing the two step gate electrode 40 a as a mask.
  • FIGS. 2I-2M show cross-sectional views of the semiconductor device in the processing steps.
  • an embedded insulating layer 39 is formed over the silicon substrate 30 by using CVD so as to cover a proto-gate electrode layer with the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a .
  • the embedded insulating layer 39 is removed by using CMP and etching to make the surface flat.
  • Flattening the surface of the embedded insulating layer 39 is carried out down to the surface level of the dummy gate electrode layer 38 a , as shown in FIG. 2J .
  • the embedded insulating layer 39 remains intact between the proto-gate electrodes, i.e. the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a.
  • the dummy gate electrode layer 38 a is selectively removed by using wet etching employing such as phosphoric acid as an etching solution.
  • a space region 38 b is formed above the first gate electrode layer 37 a , as shown in FIG. 2K .
  • the side wall of the embedded insulating layer 39 surrounding the space region 38 b is removed by using wet etching to extend 20 nm to the gate length direction.
  • a titanium-silicon compound layer with a thickness of 80 nm is formed over the silicon substrate 30 by using LPCVD.
  • the titanium-silicon compound layer contains excess silicon for the stoichiometric composition.
  • the excess silicon reacts with a nickel layer to form nickel-silicon compound on the titanium-silicon compound layer.
  • the titanium-silicon compound layer is removed by using CMP and etching to make the surface of the titanium-silicon compound layer flat. Flattening the surface is carried out down to the surface level of the embedded layer 39 .
  • a second gate electrode layer 40 having a second gate length L 2 of 120 nm is embedded in the embedded insulating layer 39 .
  • the embedded insulating layer 39 is selectively removed. Accordingly, two-step gate electrodes 40 a with the first gate electrode layer 37 a stacked on the second gate electrode layer 40 are formed on the gate insulating layer 36 , as shown in FIG. 2M .
  • the first gate length L 1 and the first gate length L 2 is 80 nm long and 120 nm long, respectively.
  • the difference between the second gate length L 2 and first gate length L 1 is determined to optimize the MISFET characteristics. For example, the difference is made shorter to avoid an off-set gate structure. On the other hand, the difference is made longer not to generate a short channel effect.
  • tungsten may be utilized as the second gate layer. In this case, forming TiN, as a barrier metal, under tungsten prevents the reaction between the first gate electrode layer and the second gate electrode layer at an annealing process. The metal layer may further provide higher speed of the gate interconnection.
  • FIGS. 2M-2P show cross-sectional views of the semiconductor device in the processing steps.
  • an extension regions 41 are formed as shown in FIG. 2M .
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 13 cm ⁇ 2 to 1 E 15 cm ⁇ 2 by using lithography and ion implantation, employing the second gate electrode layer 40 as a mask.
  • the extension regions 41 with a comparatively shallow junction depth are formed.
  • the second gate electrode layer 40 is employed as the mask, thus, the extension regions are formed in the portion 20 nm away from the channel region of the silicon substrate 30 beneath the first gate electrode layer 17 a .
  • this gate structure can suppress a short channel effect on the MISFET.
  • Source-drain regions are formed at the surface region of the silicon substrate 30 .
  • An insulating layer such as a silicon nitride layer having a thickness of 20 nm is formed over the silicon substrate 30 by using LPCVD.
  • the silicon nitride layer on the second gate electrode layer 40 and the gate insulating layer 16 is removed by using anisotropic etching.
  • a sidewall insulating layer 42 is selectively formed on a side surface of the two-step gate electrodes 40 a , as shown in FIG. 2N .
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 15 cm ⁇ 2 to 1 E 16 cm ⁇ 2 by using lithography and ion implantation, employing the second gate electrode layer 40 and sidewall insulating layer 42 as a mask.
  • the source-drain regions 43 with a comparatively deep junction depth are formed as shown in FIG. 30 .
  • Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 second activates the implanted impurities.
  • spike thermal annealing for a time below 1 millisecond may be employed to fully prevent the implanted impurities from diffusing laterally and deeply in the silicon substrate 30 .
  • a nickel layer is formed over the silicon substrate 30 .
  • a nickel-silicon compound electrode layer 44 is formed on the source-drain regions 43 .
  • the nickel-silicon compound layer 44 is also formed on the second electrode layer 40 . Subsequently, the residual nickel layer is selectively removed by wet etching.
  • a silicon oxide layer (not illustrated) is formed over the silicon substrate 30 by using plasma-assisted CVD. Contact holes are opened in the silicon oxide layer. A metal interconnection is formed. Furthermore, the formation of the silicon oxide layer, the contact holes, and the metal interconnection are carried out, as required. A multilevel interconnection can be formed. The surface of the silicon substrate 30 is covered with a protective insulating layer. Pad portions may be opened to complete the semiconductor device according to the second embodiment.
  • the extension regions are formed by using the second gate electrode layer as a mask to separate the predetermined length from the channel region. As a result, a short channel effect on the MISFET can be suppressed.
  • the two-step gate electrode is an effective structure.
  • the silicon-germanium compound layer as the first gate electrode layer has a comparatively high activation ratio of the impurities which leads to the suppression of extending the depletion region in the silicon-germanium compound layer.
  • a silicon-metal compound as the second gate electrode layer leads to the low resistance of the gate interconnection.
  • the first gate length L 1 of the first gate electrode layer is defined by lithography and the first gate electrode layer has comparatively thinner film thickness of 40 nm, thus the uniformity degree of the gate electrode patterns is high.
  • the first gate length L 1 is miniaturized down to such as 80 nm; therefore, the two-step gate electrode may bring a great improvement to a miniaturized MISFET than a conventional MISFET on the device performances.
  • the first gate electrode layer may be partially overlapped on the extension regions from the view point of controlling the MISFET characteristics.
  • utilizing a thermal silicon oxide film as the gate insulating layer may provide comparatively stable device characteristics. Forming silicon-metal compound on the source-drain region can provide a high speed MISFET.
  • a SOI substrate and compound semiconductor substrates such as a GaAs substrate as well as a silicon substrate can be used as the semiconductor substrate.
  • the gate insulating layer may be a silicon nitride layer, a silicon oxy-nitride layer which contains both oxygen and nitrogen by various composition, a metal oxide layer, such as a zirconium oxide layer, a titanium oxide layer, an aluminum oxide layer, a compound layer of those oxide layers and a stacked layer of those oxide layers as well as a hafnium oxide layer and a silicon oxide layer.
  • the first gate electrode and the second gate electrode may be an amorphous silicon or an amorphous germanium-silicon compound as well as a polycrystalline silicon or a polycrystalline germanium-silicon compound.
  • a material of the first gate electrode and the second gate electrode may be metal such as Co, Ti, Ni , W, Ta, and Mo, or metal-silicon compound such as Co-silicon compound, Ti-silicon compound, Ni-silicon compound, W-silicon compound, Ta-silicon compound and Mo-silicon compound as well as silicon or germanium-silicon compound.
  • metal-silicon compound as a low resistance material may be Ni-silicon compound, Ti-silicon compound, W-silicon compound, Ta-silicon compound and Mo-silicon compound as well as Co-silicon compound.

Abstract

A semiconductor device and a method of fabricating the semiconductor device are described. There is provided the semiconductor device including, a semi-conductor substrate, a gate insulating layer on the semiconductor substrate, a two-step gate electrode formed on the gate insulating layer, the two-step gate electrode having a first gate electrode layer formed on the gate insulating layer and a second gate electrode layer formed on the first gate electrode layer, the gate length of the second gate electrode layer being longer than that of the first gate electrode layer, extension regions formed in the semiconductor substrate to interpose a channel region of the semiconductor substrate beneath the second gate electrode layer, and source-drain regions formed in the outside of the extension regions toward the channel region, the source-drain regions adjoining the extension regions.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is based upon and claims the benefit of priority from the prior Japanese Patent Application (No. 2004-272214, filed on Sep. 17, 2004), the entire contents of which are incorporated herein by reference.
  • FIELD OF THE INVENTION
  • The present invention relates to a semiconductor device and a method of fabricating the semiconductor device.
  • DESCRIPTION OF THE BACKGROUND
  • In recent years, a MIS LSI is desired to have more high performance and more high density integration. In order to realize these requirements, semiconductor technologies, such as miniaturizing a gate size of a MISFET and suppressing a lateral diffusion of impurities in a source-drain region, have been developed in accordance with a scaling rule.
  • Decreasing the gate size of the MISFET by the miniaturization generally involves a short channel effect on MISFET characteristics by spreading a depletion region near a drain region of a silicon substrate. The short channel effect is greatly influenced by extension regions formed in a source-drain structure of the MISFET.
  • Such the extension regions are formed in following steps. Conductive impurities are introduced into the silicon substrate by using ion implantation employing the gate electrode as a mask, after forming a gate electrode. Subsequent thermal annealing activates the implanted impurities. The impurities deeply and laterally diffuse into the silicon substrate. The impurity diffusion is also accompanied by thermal annealing in following steps of the MISFET process. Accordingly, the miniaturization of the gate length leads to the short channel effect.
  • In order to solve this problem, a notch-type gate electrode has been proposed. For example, Japanese Patent Publication (Kokai) No. 2003-332567 discloses a method of fabricating a semiconductor device having a notch-type gate electrode. In the notch-type gate electrode, the gate electrode having a longer gate length than a predetermined gate length is formed first. The upper side wall of the gate electrode is covered with a mask, subsequent etching of the lower side wall of the gate electrode shorten the length of the gate electrode. The length of the gate electrode is defined at the shortened length of the lower gate electrode portion.
  • On the other hand, the ion implantation forming the extension region is performed employing the upper gate electrode as a mask, thus, the channel region of the MISFET is formed in the surface of the silicon substrate beneath the upper gate electrode rather than in lower gate electrode. As a result, a channel length suppressing the short channel effect can be formed in the surface region beneath the notch-type gate electrode. The miniaturization of the MISFET can be realized by the notch-type gate electrode.
  • However, there are some problems in the notch-type gate electrode structure. For example, it is difficult to control the gate electrode length with high precision. Because the lower side wall of the gate electrode is laterally etched, the gate electrode length is determined by the etching conditions, such as etching rate and etching time. That is, the difference between the length of the lower gate electrode and that of the upper gate electrode cannot be precisely controlled. Therefore, the MISFET with sufficient characteristics cannot be obtained in a case of the notched-type gate electrode.
  • Moreover, an etching rate of the gate electrode near an interface with a gate insulating layer becomes comparatively slow, and accordingly, forming the lower gate electrode with a straight shape is more difficult. Furthermore, as the processing steps of forming the side wall mask on the side wall of the upper gate electrode becomes comparatively long, a cost of fabricating the MISFET becomes comparatively high.
  • SUMMARY OF THE INVENTION
  • According to an aspect of the present invention, there is provided a semiconductor device including, a semiconductor substrate, a gate insulating layer on the semiconductor substrate, a two-step gate electrode formed on the gate insulating layer, the two-step gate electrode having a first gate electrode layer formed on the gate insulating layer and a second gate electrode layer formed on the first gate electrode layer, the gate length of the second-gate electrode layer being longer than that of the first gate electrode layer, extension regions formed in the semiconductor substrate to interpose a channel region of the semiconductor substrate beneath the second gate electrode layer, and source-drain regions formed in the outside of the extension regions toward the channel region, the source-drain regions adjoining the extension regions.
  • Further, another aspect of the invention, there is provided a method of fabricating a semiconductor device including, forming a gate insulating layer on a semiconductor substrate, forming a first gate electrode layer on the gate insulating layer, forming a dummy gate electrode layer on the first gate electrode layer, selectively removing the dummy gate electrode layer and the first gate electrode layer to form proto-gate electrodes each having the dummy gate electrode layer stacked on the first gate electrode layer, forming an embedded layer between the proto-gate electrodes, removing the dummy gate electrode layer of the proto-gate electrodes to form a space region on the first gate electrode layer, extending the space region to a prescribed width by removing the portion of the embedded layer surrounding the space region, forming a second gate electrode layer in the extended space region to form two-step gate electrodes having the second gate electrode layer stacked on the first gate electrode layer, wherein the gate length of the second gate electrode layer is longer than the gate length of the first gate electrode layer, removing the embedded layer, forming extension regions in the semiconductor substrate by introducing impurities employing the two-step gate electrodes as a mask, forming a side-wall insulating layer on the side wall of the two-step gate electrodes, and forming source-drain regions in the semiconductor substrate by introducing impurities employing the two-step gate electrodes and the side-wall insulating layer as a mask.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A-1P are cross-sectional views showing a fabrication method of a semiconductor device according to a first embodiment of the present invention;
  • FIGS.2A-2P are cross-sectional views showing a fabrication method of a semiconductor device according to a second embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • A first embodiment of the present invention is hereinafter described. FIGS. 1A-1P are cross-sectional views showing a fabrication method of a semiconductor device according to a first embodiment of the present invention. Moreover, FIG. 1P is a cross-sectional view of the semiconductor device in the first embodiment of the present invention. The semiconductor device in the first embodiment is a complementary MISFET (CMOS). Referring to FIGS. 2A-2P, a fabricating process of the semiconductor device is explained below.
  • Referring to FIGS. 1A-1D, steps of forming an isolation area are explained blow. As shown in FIG. 1A, a p-type silicon substrate 10 is prepared as a semiconductor substrate. A first silicon oxide layer 11 is formed on the silicon substrate 10 by using CVD. A first silicon nitride layer 12 is successively formed on the first silicon oxide layer 11 by using CVD. The first silicon nitride layer 12 and the first silicon oxide layer 11 are selectively delineated by using lithography and dry etching. As shown in FIG. 1A, a mask pattern with the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 is formed on the silicon substrate 10.
  • As shown in FIG. 1B, a shallow trench groove 10 a is formed in the silicon substrate 10 by using dry etching, employing the mask pattern i.e. the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 as a mask.
  • A second silicon oxide layer 13 is formed over the silicon substrate 10 including in the shallow trench groove 10 a by using CVD, as shown in FIG. 1C.
  • The second silicon oxide layer 13 and the mask pattern, i.e. the first silicon nitride layer 12 stacked on the first silicon oxide layer 11 are removed by using CMP and etching to make the surface flat. The surface removing step is carried out down to the surface level of the silicon substrate 10, and the second silicon oxide layer 13 formed in the shallow trench groove 10 a remains intact. The second silicon oxide layer 13 embedded in the shallow trench groove 10 a is an isolation area 14, as shown in FIG. 1D.
  • Furthermore, a p-type well 15 b and a n-type well 15 a in the CMOS region are selectively separated by introducing impurities, respectively, as shown in FIG. 1D. In this embodiment, boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the silicon substrate 10 by using lithography and ion implantation. Subsequent thermal annealing activates the implanted impurities. The p-type impurities may be not introduced into the p-type well 15 b, as the silicon substrate 10 is the p-type silicon. A double well structure of a p-type well in an n-type well may also be used.
  • Steps of forming a first gate electrode structure are explained blow. FIGS. 1E-1H show cross-sectional views of the semiconductor device in the processing steps. First, a channel region is formed by using ion implantation technique. A third silicon oxide layer (not illustrated) having a thickness of 10 nm is formed on the silicon substrate 10 for protecting the surface region of the silicon substrate 10. In order to control threshold voltages of the MISFET, impurities are implanted into the surface region of the silicon substrate 10 through the silicon oxide layer. Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the silicon substrate 10 by using lithography and ion implantation. Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of such as 10 seconds activates the implanted impurities. On the other hand, the third silicon oxide layer is removed by using wet etching.
  • As shown in FIG. 1E, a hafnium oxide layer 16 having a thickness of 6 nm is chemically deposited on the silicon substrate 10 as a gate insulating layer. As relative dielectric constant of hafnium oxide is 22, for example, and is higher than that of silicon oxide and silicon nitride, hafnium oxide is used for a high dielectric material to obtain a high speed CMOS device.
  • As shown in FIG. 1F, a polycrystalline silicon layer 17 having a thickness of 50 nm is deposited by using LPCVD. Subsequently, in order to control a threshold voltage of the MISFET, boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the polycrystalline silicon layer 17 of the p-type MISFET and the n-type MISFET, respectively.
  • A second silicon nitride layer 18, having a thickness of 60 nm is deposited by using LPCVD. A resist layer is coated on the second silicon nitride layer 18. Successively, as shown in FIG. 1G, resist patterns 19 a are formed at predetermined regions in the resist layer by using lithography.
  • As shown in FIG. 1H, the second silicon nitride layer 18 is selectively delineated to form a dummy gate electrode layer 18 a by using dry etching employing the resist patterns 19 a as a mask, and subsequently, the resist patterns 19 a are removed. Furthermore, the polycrystalline silicon layer 17 also is selectively delineated to form a first gate electrode layer 17 a by using dry etching employing the dummy gate electrode layer 18 a as a mask. As a result, a proto-gate electrode layer with the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a is formed on the hafnium oxide layer 16. The first gate electrode layer 17 a has a first gate length L1 of 100 nm.
  • Steps of forming a second gate electrode structure are explained blow. FIGS. 1I-1M show cross-sectional views of the semiconductor device in the processing steps. First, as shown in FIG. 1I, a fourth silicon oxide layer as an embedded insulating layer 19 is formed over the silicon substrate 10 by using CVD so as to cover the proto-gate electrode layer with the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a. As shown in FIG. 1I, the embedded insulating layer 19 is removed by using CMP and etching to make the surface flat.
  • Flattening the surface of the embedded insulating layer 19 is carried out down to the surface level of the dummy gate electrode layer 18 a, as shown in FIG. 1J. The embedded insulating layer 19 remains intact between the proto-gate electrodes, i.e. the dummy gate electrode layer 18 a stacked on the first gate electrode layer 17 a.
  • The dummy gate electrode layer 18 a is selectively removed by using wet etching employing such as phosphoric acid as an etching solution. As a result, a space region 18 b is formed above the first gate electrode layer 17 a, as shown in FIG. 1K. Moreover, the side wall of the embedded insulating layer 19 surrounding the space region 18 b is removed by using wet etching, and as a result, the space region 18 b is extended 20 nm toward the gate length direction.
  • A tungsten-silicon compound layer with a thickness of 80 nm is formed over the silicon substrate 10 including the space region 18 b by using LPCVD. In this step, the tungsten-silicon compound contains excess silicon for the stoichiometric composition (WSi2). In a post thermal process to form a salicide structure, the excess silicon reacts with a cobalt layer to form cobalt-silicon compound on the tungsten-silicon compound layer. Next, the tungsten-silicon compound layer is removed by using CMP and etching to make the surface of the tungsten-silicon compound layer flat. Flattening the surface is carried out down to the surface level of the embedded insulating layer 19. As a result, as shown in FIG. 1L, a second gate electrode layer 20 having a second gate length L2 of 140 nm is embedded in the embedded insulating layer 19.
  • Next, the embedded insulating layer 19 is selectively removed. Two-step gate electrodes 20 a with the second gate electrode layer 20 stacked on the first gate electrode layer 17 a are formed on the hafnium oxide layer 16, as shown in FIG. 1M. The first gate length L1 and the second gate length L2 is 100 nm long and 140 nm long, respectively.
  • The difference between the second gate length L2 and first gate length L1 is determined to optimize the MISFET characteristics. For example, the difference is made shorter to avoid an off-set gate structure. On the other hand, the difference is made longer not to generate a short channel effect. For example, tungsten may be utilized as the second gate layer. In this case, forming TiN, as a barrier metal, under tungsten prevents the reaction between the first gate electrode layer and the second gate electrode layer at an annealing process. The metal layer may further provide higher speed of the gate interconnection.
  • Steps of forming a source-drain structure are explained blow. FIGS. 1M-1P show cross-sectional views of the semiconductor device in the processing steps. First, extension regions 21 are formed as shown in FIG. 1M. Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 13 cm−2 to 1 E 15 cm−2 by using lithography and ion implantation, employing the second gate electrode layer 20 as a mask. The extension regions 21 with a comparatively shallow junction depth are formed.
  • In order to control the diffusion of the implanted impurities, subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 seconds activates the implanted impurities. Moreover, spike thermal annealing for a time below 1 millisecond may be employed to fully prevent the implanted impurities from diffusing laterally and deeply in the silicon substrate 10.
  • In this embodiment, the second gate electrode layer 20 is employed as the mask, thus, the extension regions 21 are formed in the portion 20 nm away from the channel region of the silicon substrate 10 beneath the first gate electrode layer 17 a. As a result, this gate structure can suppress a short channel effect on the MISFET.
  • Next, source-drain regions are formed at the surface region of the silicon substrate 10. An insulating layer such as a third silicon nitride layer having a thickness of 20 nm is formed over the silicon substrate 10 by using LPCVD. The third silicon nitride layer on the second gate electrode layer 20 and the gate insulating layer 16 is removed by using anisotropic etching. As a result, a sidewall insulating layer 22 is selectively formed on a side surface of the two-step gate electrodes 20 a, as shown in FIG. 1N.
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 15 cm−2 to 1 E 16 cm−2 by using lithography and ion implantation, employing the second gate electrode layer 20 and sidewall insulating layer 22 as a mask. The source-drain regions 23 with a comparatively deep junction depth are formed as shown in FIG. 10.
  • Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 seconds activates the implanted impurities. Moreover, spike thermal annealing for a time below 1 millisecond may be employed to fully prevent the implanted impurities from diffusing laterally and deeply in the silicon substrate 10.
  • The gate insulating layer, i.e. hafnium oxide layer 16 formed on the silicon substrate 10, is removed by using dry etching employing the two step gate electrode 20 a and sidewall insulating layer 22 as a mask. A cobalt layer is formed over the silicon substrate 10. By subsequent thermal annealing at a temperature of 750° C. and for a time of 30 seconds, a cobalt-silicon compound layer 24, as a salicide structure, is formed on the source-drain regions 23 as shown in FIG. 1P.
  • As the cobalt layer on the second electrode layer 20 reacts with an excess silicon in the second electrode layer 20, cobalt-silicon compound layer 24 is also formed on the second electrode layer 20. Subsequently, the residual cobalt layer is selectively removed by wet etching.
  • A silicon oxide layer (not illustrated) is formed over the silicon substrate 10 by using plasma-assisted CVD. Contact holes are opened in the silicon oxide layer. A metal interconnection is formed. Furthermore, the formation of the silicon-oxide layer, the contact holes, and the metal interconnection are carried out, as required. A multilevel interconnection can be formed. The surface of the silicon substrate 10 is covered with a protective insulating layer. Pad portions may be opened to complete the semiconductor device according to the first embodiment.
  • According to the first embodiment, the extension regions are formed by using the second gate electrode layer as a mask to separate the prescribed length from the channel region. As a result, a short channel effect on the MISFET can be suppressed.
  • Moreover, a silicon layer as the first gate electrode layer leads to the work function control and a silicon-metal compound as the second gate electrode layer leads to the low resistance of the gate interconnection.
  • Furthermore, the first gate length L1 of the first gate electrode layer is defined by lithography and the first gate electrode layer has comparatively thinner film thickness of 40 nm, thus the uniformity degree of the gate electrode patterns is high.
  • In addition, the first gate length L1 is miniaturized down to such as 100 nm; therefore, the two-step gate electrode may bring a greater improvement to a miniaturized MISFET than a conventional MISFET on the device performances. The first gate electrode layer may be partially overlapped on the extension regions from the view point of controlling the MISFET characteristics.
  • A second embodiment of the present invention is hereinafter described. FIGS. 2A-2P are cross-sectional views showing a fabrication method of a semiconductor device according to the second embodiment of the present invention. Moreover, FIG. 2P is a cross-sectional view of the semiconductor device in the second embodiment of the present invention. The semiconductor device in the second embodiment is a complementary MISFET (CMOS). Referencing to FIGS. 2A-2P, a fabricating process of the semiconductor device is explained below.
  • Referring to FIGS. 2A-2D, steps of forming an isolation area are explained below. As shown in FIG. 2A, a p-type silicon substrate 30 is prepared as a semiconductor substrate. A first silicon oxide layer 31 is formed on the silicon substrate 30 by using CVD. A first silicon nitride layer 32 is successively formed on the first silicon oxide layer 31 by using CVD. The first silicon nitride film 32 and the silicon first oxide layer 31 are selectively delineated by using lithography and dry etching. As shown in FIG. 2A, a mask pattern with the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 is formed on the silicon substrate 30.
  • As shown in FIG. 2B, a shallow trench groove 30 a is formed in the silicon substrate 10 by using dry etching, employing the mask pattern, i.e. the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 as a mask.
  • A second silicon oxide layer 33 is formed over the silicon substrate 30 including the shallow trench groove 30 a by using CVD, as shown in FIG. 2C.
  • The second silicon oxide layer 33 and the mask pattern, i.e. the first silicon nitride layer 32 stacked on the first silicon oxide layer 31 are removed by using CMP and etching to make the surface flat. The surface flatness is carried out down to the surface level of the silicon substrate 30, and the second silicon oxide layer 33 formed in the shallow trench groove 30 a remains intact. The second silicon oxide layer 33 embedded in the shallow trench groove 30 a is an isolation area 34, as shown in FIG. 2D.
  • Furthermore, a p-type well 35 b and a n-type well 35 a in the CMOS region are selectively separated by introducing impurities, respectively, as shown in FIG. 2D. Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the silicon substrate 30 by using lithography and ion implantation. Subsequent thermal annealing activates the implanted impurities.
  • Steps of forming a first gate electrode structure are explained blow FIGS. 2E-2H are cross-sectional views of the semiconductor device in the processing steps. First, a channel region is formed by using ion implantation technique. A third silicon oxide layer (not illustrated) having a thickness of 10 nm is formed on the silicon substrate 30 for protecting the surface region of the silicon substrate 30. In order to control threshold voltages of the MISFET, impurities are implanted into the surface region of the silicon substrate 30 through the third silicon oxide layer. Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, respectively, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the silicon substrate 30 by using lithography and ion implantation. Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 seconds activates the implanted impurities. On the other hand, the third silicon oxide layer is removed by using wet etching.
  • As shown in FIG. 2E, a silicon oxide layer having a thickness of 2 nm is thermally oxidized on the silicon substrate 10 as a gate insulating layer 36.
  • As shown in FIG. 2F, a polycrystalline silicon-germanium compound layer 37 having a thickness of 40 nm is deposited by using LPCVD. Subsequently, impurities may be implanted into the polycrystalline silicon-germanium compound layer 37. In order to control a threshold voltage of the MISFET, boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities, are implanted with a dose of approximately 1 E 12 cm−2 to 1 E 14 cm−2 into the polycrystalline silicon-germanium compound layer 37 of the p-type MISFET and the n-type MISFET, respectively.
  • A second silicon nitride layer 38 having a thickness of 60 nm is deposited by using LPCVD. A resist layer is coated on the second silicon nitride layer 38. Successively, as shown in FIG. 2G, a resist pattern 39 a is formed at a prescribed region in the resist layer by using lithography.
  • As shown in FIG. 2H, the second silicon nitride layer 38 is selectively delineated to form a dummy gate electrode layer 38 a by using dry etching employing a resist pattern 39 a as a mask, subsequently, the resist pattern 39 a is removed. Furthermore, the polycrystalline silicon-germanium compound layer 37 also is selectively delineated to form a first gate electrode layer 37 a by using dry etching employing the dummy gate electrode layer 38 a as a mask. As a result, a proto-gate electrode layer with the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a is formed on the gate insulating layer 36. The first gate electrode layer 37 a has a first gate length L1 of 80 nm.
  • The gate insulating layer 36, i.e. thermal oxide layer, formed on the silicon substrate 30, is removed by using dry etching or wet etching employing the two step gate electrode 40 a as a mask.
  • Steps of forming a second gate electrode structure are explained blow. FIGS. 2I-2M show cross-sectional views of the semiconductor device in the processing steps. First, as shown in FIG. 2I, an embedded insulating layer 39 is formed over the silicon substrate 30 by using CVD so as to cover a proto-gate electrode layer with the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a. As shown in FIG. 2I, the embedded insulating layer 39 is removed by using CMP and etching to make the surface flat.
  • Flattening the surface of the embedded insulating layer 39 is carried out down to the surface level of the dummy gate electrode layer 38 a, as shown in FIG. 2J. The embedded insulating layer 39 remains intact between the proto-gate electrodes, i.e. the dummy gate electrode layer 38 a stacked on the first gate electrode layer 37 a.
  • The dummy gate electrode layer 38 a is selectively removed by using wet etching employing such as phosphoric acid as an etching solution. As a result, a space region 38 b is formed above the first gate electrode layer 37 a, as shown in FIG. 2K. Moreover, the side wall of the embedded insulating layer 39 surrounding the space region 38 b is removed by using wet etching to extend 20 nm to the gate length direction.
  • A titanium-silicon compound layer with a thickness of 80 nm is formed over the silicon substrate 30 by using LPCVD. In this step, the titanium-silicon compound layer contains excess silicon for the stoichiometric composition. In the post thermal process to form a salicide structure, the excess silicon reacts with a nickel layer to form nickel-silicon compound on the titanium-silicon compound layer. Next, the titanium-silicon compound layer is removed by using CMP and etching to make the surface of the titanium-silicon compound layer flat. Flattening the surface is carried out down to the surface level of the embedded layer 39. As shown in FIG. 2L, a second gate electrode layer 40 having a second gate length L2 of 120 nm is embedded in the embedded insulating layer 39.
  • Furthermore, the embedded insulating layer 39 is selectively removed. Accordingly, two-step gate electrodes 40 a with the first gate electrode layer 37 a stacked on the second gate electrode layer 40 are formed on the gate insulating layer 36, as shown in FIG. 2M. The first gate length L1 and the first gate length L2 is 80 nm long and 120 nm long, respectively.
  • The difference between the second gate length L2 and first gate length L1 is determined to optimize the MISFET characteristics. For example, the difference is made shorter to avoid an off-set gate structure. On the other hand, the difference is made longer not to generate a short channel effect. For example, tungsten may be utilized as the second gate layer. In this case, forming TiN, as a barrier metal, under tungsten prevents the reaction between the first gate electrode layer and the second gate electrode layer at an annealing process. The metal layer may further provide higher speed of the gate interconnection.
  • Steps of forming a source-drain structure are explained blow. FIGS. 2M-2P show cross-sectional views of the semiconductor device in the processing steps. First, an extension regions 41 are formed as shown in FIG. 2M. Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 13 cm−2 to 1 E 15 cm−2 by using lithography and ion implantation, employing the second gate electrode layer 40 as a mask. The extension regions 41 with a comparatively shallow junction depth are formed.
  • In order to control the diffusion of the implanted impurities, subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 seconds activates the implanted impurities. Moreover, spike thermal annealing for a time below 1 millisecond may be employed to fully prevent the implanted impurities from diffusing laterally and deeply in the silicon substrate 30.
  • In this embodiment, the second gate electrode layer 40 is employed as the mask, thus, the extension regions are formed in the portion 20 nm away from the channel region of the silicon substrate 30 beneath the first gate electrode layer 17 a. As a result, this gate structure can suppress a short channel effect on the MISFET.
  • Next, source-drain regions are formed at the surface region of the silicon substrate 30. An insulating layer such as a silicon nitride layer having a thickness of 20 nm is formed over the silicon substrate 30 by using LPCVD. The silicon nitride layer on the second gate electrode layer 40 and the gate insulating layer 16 is removed by using anisotropic etching. As a result, a sidewall insulating layer 42 is selectively formed on a side surface of the two-step gate electrodes 40 a, as shown in FIG. 2N.
  • Boron ions as p-type impurities and phosphorus ions or arsenic ions as n-type impurities are implanted into the n-well region, and the p-well region, respectively, with a dose of approximately 1 E 15 cm−2 to 1 E 16 cm−2 by using lithography and ion implantation, employing the second gate electrode layer 40 and sidewall insulating layer 42 as a mask. The source-drain regions 43 with a comparatively deep junction depth are formed as shown in FIG. 30. Subsequent rapid thermal annealing at a temperature of 900° C. and for a time of 10 second activates the implanted impurities. Moreover, spike thermal annealing for a time below 1 millisecond may be employed to fully prevent the implanted impurities from diffusing laterally and deeply in the silicon substrate 30.
  • A nickel layer is formed over the silicon substrate 30. By subsequent thermal annealing at a temperature of 700° C. and for a time of 30 seconds, a nickel-silicon compound electrode layer 44, as a salicide structure, is formed on the source-drain regions 43.
  • As the nickel layer on the second electrode layer 20 reacts with an excess silicon in the second electrode layer 40, the nickel-silicon compound layer 44 is also formed on the second electrode layer 40. Subsequently, the residual nickel layer is selectively removed by wet etching.
  • A silicon oxide layer (not illustrated) is formed over the silicon substrate 30 by using plasma-assisted CVD. Contact holes are opened in the silicon oxide layer. A metal interconnection is formed. Furthermore, the formation of the silicon oxide layer, the contact holes, and the metal interconnection are carried out, as required. A multilevel interconnection can be formed. The surface of the silicon substrate 30 is covered with a protective insulating layer. Pad portions may be opened to complete the semiconductor device according to the second embodiment.
  • According to the second embodiment, the extension regions are formed by using the second gate electrode layer as a mask to separate the predetermined length from the channel region. As a result, a short channel effect on the MISFET can be suppressed.
  • Moreover, the two-step gate electrode is an effective structure. The silicon-germanium compound layer as the first gate electrode layer has a comparatively high activation ratio of the impurities which leads to the suppression of extending the depletion region in the silicon-germanium compound layer. A silicon-metal compound as the second gate electrode layer leads to the low resistance of the gate interconnection.
  • Furthermore, the first gate length L1 of the first gate electrode layer is defined by lithography and the first gate electrode layer has comparatively thinner film thickness of 40 nm, thus the uniformity degree of the gate electrode patterns is high.
  • In addition, the first gate length L1 is miniaturized down to such as 80 nm; therefore, the two-step gate electrode may bring a great improvement to a miniaturized MISFET than a conventional MISFET on the device performances. The first gate electrode layer may be partially overlapped on the extension regions from the view point of controlling the MISFET characteristics.
  • Furthermore, utilizing a thermal silicon oxide film as the gate insulating layer may provide comparatively stable device characteristics. Forming silicon-metal compound on the source-drain region can provide a high speed MISFET.
  • Other embodiments of the present invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and example embodiments be considered as exemplary only, with a true scope and spirit of the invention being indicated by the claims that follow. The invention can be carried out by being variously modified within a range not deviated from the gist of the invention.
  • For example, a SOI substrate and compound semiconductor substrates such as a GaAs substrate as well as a silicon substrate can be used as the semiconductor substrate.
  • Moreover, the gate insulating layer may be a silicon nitride layer, a silicon oxy-nitride layer which contains both oxygen and nitrogen by various composition, a metal oxide layer, such as a zirconium oxide layer, a titanium oxide layer, an aluminum oxide layer, a compound layer of those oxide layers and a stacked layer of those oxide layers as well as a hafnium oxide layer and a silicon oxide layer. Furthermore, the first gate electrode and the second gate electrode may be an amorphous silicon or an amorphous germanium-silicon compound as well as a polycrystalline silicon or a polycrystalline germanium-silicon compound. On the other hand, a material of the first gate electrode and the second gate electrode may be metal such as Co, Ti, Ni , W, Ta, and Mo, or metal-silicon compound such as Co-silicon compound, Ti-silicon compound, Ni-silicon compound, W-silicon compound, Ta-silicon compound and Mo-silicon compound as well as silicon or germanium-silicon compound. In addition, metal-silicon compound as a low resistance material may be Ni-silicon compound, Ti-silicon compound, W-silicon compound, Ta-silicon compound and Mo-silicon compound as well as Co-silicon compound.

Claims (8)

1. A semiconductor device, comprising:
a semiconductor substrate;
a gate insulating layer on the semiconductor substrate;
a two-step gate electrode formed on the gate insulating layer, the two-step gate electrode having a first gate electrode layer formed on the gate insulating layer and a second gate electrode layer formed on the first gate electrode layer, the gate length of the second gate electrode layer being longer than the gate length of the first gate electrode layer;
extension regions formed in the semiconductor substrate to interpose a channel region of the semiconductor substrate beneath the second gate electrode layer; and
source-drain regions formed in the outside of the extension regions toward the channel region, the source-drain regions adjoining the extension regions.
2. The semiconductor device according to claim 1, wherein a material of the second gate electrode layer is different from a material of the first gate electrode layer.
3. The semiconductor device according to claim 2, wherein the material of the first gate electrode layer is silicon or silicon-germanium compound and the material of the second gate electrode layer is silicon-metal compound or metal.
4. The semiconductor device according to claim 1, wherein the gate length of the first gate electrode layer is 100 nm or less.
5. The semiconductor device according to claim 1, wherein the film thickness of the first gate electrode layer is 50 nm or less.
6. The semiconductor device according to claim 1, wherein relative dielectric constant of the gate insulating layer is 8 or more.
7. The semiconductor device according to claim 1, further comprising:
silicon-metal compound layers formed on the source-drain regions.
8-20. (canceled)
US11/882,617 2004-09-17 2007-08-03 Semiconductor device and method of fabricating the same Pending US20070290236A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/882,617 US20070290236A1 (en) 2004-09-17 2007-08-03 Semiconductor device and method of fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2004272214A JP2006086467A (en) 2004-09-17 2004-09-17 Semiconductor device and method of manufacturing the same
JPP2004-272214 2004-09-17
US11/008,177 US7425478B2 (en) 2004-09-17 2004-12-10 Semiconductor device and method of fabricating the same
US11/882,617 US20070290236A1 (en) 2004-09-17 2007-08-03 Semiconductor device and method of fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/008,177 Division US7425478B2 (en) 2004-09-17 2004-12-10 Semiconductor device and method of fabricating the same

Publications (1)

Publication Number Publication Date
US20070290236A1 true US20070290236A1 (en) 2007-12-20

Family

ID=36074583

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/008,177 Expired - Fee Related US7425478B2 (en) 2004-09-17 2004-12-10 Semiconductor device and method of fabricating the same
US11/882,617 Pending US20070290236A1 (en) 2004-09-17 2007-08-03 Semiconductor device and method of fabricating the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/008,177 Expired - Fee Related US7425478B2 (en) 2004-09-17 2004-12-10 Semiconductor device and method of fabricating the same

Country Status (2)

Country Link
US (2) US7425478B2 (en)
JP (1) JP2006086467A (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7374896B2 (en) * 2001-08-28 2008-05-20 Allergan, Inc. GFP-SNAP25 fluorescence release assay for botulinum neurotoxin protease activity
JP5283827B2 (en) * 2006-03-30 2013-09-04 富士通セミコンダクター株式会社 Manufacturing method of semiconductor device
JP4271230B2 (en) * 2006-12-06 2009-06-03 株式会社東芝 Semiconductor device
KR102066848B1 (en) 2013-06-24 2020-01-16 삼성전자 주식회사 Semiconductor device and method for fabricating the same
US10164049B2 (en) * 2014-10-06 2018-12-25 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and formation method of semiconductor device with gate stack

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4923823A (en) * 1987-09-30 1990-05-08 Mitsubishi Denki Kabushiki Kaisha Method of fabricating a self aligned semiconductor device
US5093274A (en) * 1990-02-02 1992-03-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method for manufacture thereof
US6054355A (en) * 1997-06-30 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device which includes forming a dummy gate
US20020011629A1 (en) * 1999-08-19 2002-01-31 Chartered Semiconductor Manufacturing Ltd. Method to form shallow junction transistors while eliminating shorts due to junction spiking
US6515320B1 (en) * 2001-07-24 2003-02-04 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same including thicker insulating layer on lower part of electrode
US6524901B1 (en) * 2002-06-20 2003-02-25 Micron Technology, Inc. Method for forming a notched damascene planar poly/metal gate
US20040132237A1 (en) * 2002-10-04 2004-07-08 Kei Kanemoto Method of manufacturing a semiconductor device
US6977228B2 (en) * 1996-07-12 2005-12-20 Kabushiki Kaisha Toshiba Semiconductor device using damascene technique and manufacturing method therefor
US7078284B2 (en) * 2002-06-20 2006-07-18 Micron Technology, Inc. Method for forming a notched gate

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04348038A (en) * 1990-07-24 1992-12-03 Matsushita Electric Ind Co Ltd Mos field-effect transistor and manufacture thereof
JPH10335651A (en) * 1997-05-28 1998-12-18 Oki Electric Ind Co Ltd Mosfet and manufacture thereof
US6891235B1 (en) * 2000-11-15 2005-05-10 International Business Machines Corporation FET with T-shaped gate
JP4044306B2 (en) * 2001-07-26 2008-02-06 株式会社東芝 Semiconductor device and manufacturing method thereof
CN100405612C (en) * 2002-04-17 2008-07-23 松下电器产业株式会社 Semiconductor device and process for manufacturing the same
JP2003332567A (en) 2002-05-14 2003-11-21 Fujitsu Ltd Method for manufacturing semiconductor device
US6780694B2 (en) * 2003-01-08 2004-08-24 International Business Machines Corporation MOS transistor

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4923823A (en) * 1987-09-30 1990-05-08 Mitsubishi Denki Kabushiki Kaisha Method of fabricating a self aligned semiconductor device
US5093274A (en) * 1990-02-02 1992-03-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method for manufacture thereof
US6977228B2 (en) * 1996-07-12 2005-12-20 Kabushiki Kaisha Toshiba Semiconductor device using damascene technique and manufacturing method therefor
US6054355A (en) * 1997-06-30 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device which includes forming a dummy gate
US20020011629A1 (en) * 1999-08-19 2002-01-31 Chartered Semiconductor Manufacturing Ltd. Method to form shallow junction transistors while eliminating shorts due to junction spiking
US6515320B1 (en) * 2001-07-24 2003-02-04 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same including thicker insulating layer on lower part of electrode
US6524901B1 (en) * 2002-06-20 2003-02-25 Micron Technology, Inc. Method for forming a notched damascene planar poly/metal gate
US7078284B2 (en) * 2002-06-20 2006-07-18 Micron Technology, Inc. Method for forming a notched gate
US20040132237A1 (en) * 2002-10-04 2004-07-08 Kei Kanemoto Method of manufacturing a semiconductor device
US6927110B2 (en) * 2002-10-04 2005-08-09 Seiko Epson Corporation Method of manufacturing a semiconductor device

Also Published As

Publication number Publication date
JP2006086467A (en) 2006-03-30
US7425478B2 (en) 2008-09-16
US20060063321A1 (en) 2006-03-23

Similar Documents

Publication Publication Date Title
US9356146B2 (en) Semiconductor device with recess, epitaxial source/drain region and diffuson
JP4971593B2 (en) Manufacturing method of semiconductor device
US6992358B2 (en) Semiconductor device and method for manufacturing the same
US6649481B2 (en) Methods of fabricating a semiconductor device structure for manufacturing high-density and high-performance integrated-circuits
US5963803A (en) Method of making N-channel and P-channel IGFETs with different gate thicknesses and spacer widths
US7804107B1 (en) Thyristor semiconductor device and method of manufacture
US6825528B2 (en) Semiconductor device, method of manufacture thereof, and information processing device
KR20090019693A (en) Strained semiconductor device and method of making same
KR20030019581A (en) Channel gate type field effect transistor and its manufacturing method
US7417283B2 (en) CMOS device with dual polycide gates and method of manufacturing the same
US20060134874A1 (en) Manufacture method of MOS semiconductor device having extension and pocket
US20070290236A1 (en) Semiconductor device and method of fabricating the same
US6207482B1 (en) Integration method for deep sub-micron dual gate transistor design
US6787425B1 (en) Methods for fabricating transistor gate structures
JP2007201063A (en) Semiconductor device and manufacturing method thereof
JP2006128427A (en) Semiconductor device and manufacturing method therefor
US7851853B2 (en) Semiconductor device comprising high-withstand voltage MOSFET and its manufacturing method
JP2008103644A (en) Semiconductor device and production method thereof
KR20030072197A (en) Method of manufacturing semiconductor device
JP2009059761A (en) Semiconductor device and manufacturing method of semiconductor device
US7915128B2 (en) High voltage semiconductor devices
US7902021B2 (en) Method for separately optimizing spacer width for two or more transistor classes using a recess spacer integration
JPH05198804A (en) Semiconductor device and manufacturing method thereof
KR20080006268A (en) Method of manufcaturing a tunneling field effect transistor
US20050247976A1 (en) Notched spacer for CMOS transistors

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED