US20070046313A1 - Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology - Google Patents

Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology Download PDF

Info

Publication number
US20070046313A1
US20070046313A1 US11/552,856 US55285606A US2007046313A1 US 20070046313 A1 US20070046313 A1 US 20070046313A1 US 55285606 A US55285606 A US 55285606A US 2007046313 A1 US2007046313 A1 US 2007046313A1
Authority
US
United States
Prior art keywords
semiconductor
dies
wafer
layer
contact structures
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/552,856
Inventor
Benjamin Eldridge
Gary Grube
Igor Khandros
Ga tan Mathieu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FormFactor Inc
Original Assignee
FormFactor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/152,812 external-priority patent/US5476211A/en
Priority claimed from US08/340,144 external-priority patent/US5917707A/en
Priority claimed from US08/452,255 external-priority patent/US6336269B1/en
Priority claimed from US08/533,584 external-priority patent/US5772451A/en
Priority claimed from US08/554,902 external-priority patent/US5974662A/en
Application filed by FormFactor Inc filed Critical FormFactor Inc
Priority to US11/552,856 priority Critical patent/US20070046313A1/en
Publication of US20070046313A1 publication Critical patent/US20070046313A1/en
Assigned to HSBC BANK USA, NATIONAL ASSOCIATION reassignment HSBC BANK USA, NATIONAL ASSOCIATION SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS Assignors: Astria Semiconductor Holdings, Inc., CASCADE MICROTECH, INC., FORMFACTOR, INC., MICRO-PROBE INCORPORATED
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/10Plug-in assemblages of components, e.g. IC sockets
    • H05K7/1053Plug-in assemblages of components, e.g. IC sockets having interior leads
    • H05K7/1061Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting
    • H05K7/1069Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting with spring contact pieces
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K20/00Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
    • B23K20/002Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating specially adapted for particular articles or work
    • B23K20/004Wire welding
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1603Process or apparatus coating on selected surface areas
    • C23C18/1605Process or apparatus coating on selected surface areas by masking
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601Process or apparatus
    • C23C18/1633Process of electroless plating
    • C23C18/1646Characteristics of the product obtained
    • C23C18/165Multilayered product
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D7/00Electroplating characterised by the article coated
    • C25D7/12Semiconductors
    • C25D7/123Semiconductors first coated with a seed layer or a conductive layer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07342Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being at an angle other than perpendicular to test object, e.g. probe card
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2884Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4885Wire-like parts or pins
    • H01L21/4889Connection or disconnection of other leads to or from wire-like parts, e.g. wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/71Means for bonding not being attached to, or not being formed on, the surface to be connected
    • H01L24/72Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/306Lead-in-hole components, e.g. affixing or retention before soldering, spacing means
    • H05K3/308Adaptations of leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/325Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
    • H05K3/326Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor the printed circuit having integral resilient or deformable parts, e.g. tabs or parts of flexible circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • H05K3/3426Leaded components characterised by the leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • H05K3/4015Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D21/00Processes for servicing or operating cells for electrolytic coating
    • C25D21/02Heating or cooling
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/22Electroplating combined with mechanical treatment during the deposition
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D5/00Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
    • C25D5/60Electroplating characterised by the structure or texture of the layers
    • C25D5/605Surface topography of the layers, e.g. rough, dendritic or nodular layers
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/2856Internal circuit aspects, e.g. built-in test features; Test chips; Measuring material aspects, e.g. electro migration [EM]
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2863Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54453Marks applied to semiconductor devices or parts for use prior to dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0231Manufacturing methods of the redistribution layers
    • H01L2224/02311Additive methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/039Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05575Plural external layers
    • H01L2224/0558Plural external layers being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/11001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/1132Screen printing, i.e. using a stencil
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/1183Reworking, e.g. shaping
    • H01L2224/1184Reworking, e.g. shaping involving a mechanical process, e.g. planarising the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13022Disposition the bump connector being at least partially embedded in the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13575Plural coating layers
    • H01L2224/1358Plural coating layers being stacked
    • H01L2224/13582Two-layer coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13657Cobalt [Co] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/274Manufacturing methods by blanket deposition of the material of the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45014Ribbon connectors, e.g. rectangular cross-section
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/4556Disposition, e.g. coating on a part of the core
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/4557Plural coating layers
    • H01L2224/45572Two-layer stack coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/90Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06527Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/90Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01045Rhodium [Rh]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01049Indium [In]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01051Antimony [Sb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/050414th Group
    • H01L2924/05042Si3N4
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20104Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20105Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/50Fixed connections
    • H01R12/51Fixed connections for rigid printed circuits or like structures
    • H01R12/52Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0388Other aspects of conductors
    • H05K2201/0397Tab
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06Thermal details
    • H05K2201/068Thermal details wherein the coefficient of thermal expansion is important
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/1031Surface mounted metallic connector elements
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/1031Surface mounted metallic connector elements
    • H05K2201/10318Surface mounted metallic pins
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10719Land grid array [LGA]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742Details of leads
    • H05K2201/1075Shape details
    • H05K2201/10757Bent leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742Details of leads
    • H05K2201/1075Shape details
    • H05K2201/10878Means for retention of a lead in a hole
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742Details of leads
    • H05K2201/10886Other details
    • H05K2201/10909Materials of terminal, e.g. of leads or electrodes of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742Details of leads
    • H05K2201/10886Other details
    • H05K2201/10946Leads attached onto leadless component after manufacturing the component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4092Integral conductive tabs, i.e. conductive parts partly detached from the substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/70Nanostructure
    • Y10S977/701Integrated with dissimilar structures on a common substrate
    • Y10S977/712Integrated with dissimilar structures on a common substrate formed from plural layers of nanosized material, e.g. stacked structures
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/70Nanostructure
    • Y10S977/701Integrated with dissimilar structures on a common substrate
    • Y10S977/723On an electrically insulating substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49004Electrical device making including measuring or testing of device or component part
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • Y10T29/49149Assembling terminal to base by metal fusion bonding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49169Assembling electrical component directly to terminal or elongated conductor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49169Assembling electrical component directly to terminal or elongated conductor
    • Y10T29/49171Assembling electrical component directly to terminal or elongated conductor with encapsulating
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49204Contact or terminal manufacturing
    • Y10T29/49208Contact or terminal manufacturing by assembling plural parts
    • Y10T29/4922Contact or terminal manufacturing by assembling plural parts with molding of insulation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/4981Utilizing transitory attached element or associated separate material
    • Y10T29/49812Temporary protective coating, impregnation, or cast layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12389All metal or with adjacent metals having variation in thickness
    • Y10T428/12396Discontinuous surface component
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/12All metal or with adjacent metals
    • Y10T428/12493Composite; i.e., plural, adjacent, spatially distinct metal components [e.g., layers, joint, etc.]
    • Y10T428/12528Semiconductor component

Definitions

  • the invention relates to making temporary, pressure connections between electronic components and, more particularly, to techniques for “exercising” (performing test and burn-in procedures upon) semiconductor devices prior to their packaging, preferably prior to the individual semiconductor devices being singulated (separated) from a semiconductor wafer.
  • Individual semiconductor (integrated circuit) devices are typically produced by creating several identical devices on a semiconductor wafer, using know techniques of photolithography, deposition, and the like. Generally, these processes are intended to create a plurality of fully-functional integrated circuit devices, prior to singulating (severing) the individual dies from the semiconductor wafer. In practice, however, certain physical defects in the wafer itself and certain defects in the processing of the wafer inevitably lead to some of the dies being “good” (fully-functional) and some of the dies being “bad” (non-functional). It is generally desirable to be able to identify which of the plurality of dies on a wafer are good dies prior to their packaging, and preferably prior to their being singulated from the wafer.
  • a wafer “tester” or “prober” may advantageously be employed to make a plurality of discrete pressure connections to a like plurality of discrete connection pads (bond pads) on the dies, and provide signals (including power) to the dies.
  • the semiconductor dies can be exercised (tested and burned in), prior to singulating the dies from the wafer.
  • a conventional component of a wafer tester is a “probe card” to which a plurality of probe elements are connected—tips of the probe elements effecting the pressure connections to the respective bond pads of the semiconductor dies.
  • prior art probe card assemblies include a plurality of tungsten needles extending as cantilevers from a surface of a probe card.
  • the tungsten needles may be mounted in any suitable manner to the probe card, such as by the intermediary of an epoxy ring, as discussed hereinabove.
  • the needles are wired to terminals of the probe card through the intermediary of a separate and distinct wire connecting the needles to the terminals of the probe card.
  • Probe cards are typically formed as circular rings, with hundreds of probe elements (needles) extending from an inner periphery of the ring (and wired to terminals of the probe card). Circuit modules, and conductive traces (lines) of preferably equal length, are associated with each of the probe elements.
  • This ring-shape layout makes it difficult, and in some cases impossible, to probe a plurality of unsingulated semiconductor dies (multiple sites) on a wafer, especially when the bond pads of each semiconductor die are arranged in other than two linear arrays along two opposite edges of the semiconductor die.
  • Wafer testers may alternately employ a probe membrane having a central contact bump area, as is discussed in U.S. Pat. No. 5,422,574, entitled LARGE SCALE PROTRUSION MEMBRANE FOR SEMICONDUCTOR DEVICES UNDER TEST WITH VERY HIGH PIN COUNTS, incorporated by reference herein.
  • a test system typically comprises a test controller for executing and controlling a series of test programs, a wafer dispensing system for mechanically handling and positioning wafers in preparation for testing and a probe card for maintaining an accurate mechanical contact with the device-under-test (DUT).” (column 1, lines 41-46).
  • interconnections between electronic components can be classified into the two broad categories of “relatively permanent” and “readily demountable”.
  • a “relatively permanent” connection is a solder joint. Once two components are soldered to one another, a process of unsoldering must be used to separate the components. A wire bond is another example of a “relatively permanent connection.
  • An example of a “readily demountable” connection is rigid pins of one electronic component being received by resilient socket elements of another electronic component.
  • the socket elements exert a contact force (pressure) on the pins in an amount sufficient to ensure a reliable electrical connection therebetween.
  • Springs Interconnection elements intended to make pressure contact with terminals of an electronic component are referred to herein as “springs” or “spring elements”.
  • a certain minimum contact force is desired to effect reliable pressure contact to electronic components (e.g., to terminals on electronic components).
  • a contact (load) force of approximately 15 grams (including as little as 2 grams or less and as much as 150 grams or more, per contact) may be desired to ensure that a reliable electrical connection is made to a terminal of an electronic component which may be contaminated with films on its surface, or which has corrosion or oxidation products on its surface.
  • the minimum contact force required of each spring demands either that the yield strength of the spring material or that the size of the spring element are increased. As a general proposition, the higher the yield strength of a material, the more difficult it will be to work with (e.g., punch, bend, etc.). And the desire to make springs smaller essentially rules out making them larger in cross-section.
  • Probe elements are a class of spring elements of particular relevance to the present invention.
  • Prior art probe elements are commonly fabricated from titanium, a relatively hard (high yield strength) material.
  • relatively “hostile” e.g., high temperature
  • Such “hostile” processes are generally not desirable (and often not feasible) in the context of certain relatively “fragile” electronic components such as semiconductor devices.
  • wire bonding is an example of a relatively “friendly” processes which is much less potentially damaging to fragile electronic components than brazing.
  • Soldering is another example of a relatively “friendly” process.
  • both solder and gold are relatively soft (low yield strength) materials which will not function well as spring elements.
  • interconnection elements including spring contacts
  • the terminals of an electronic component are not perfectly coplanar.
  • Interconnection elements lacking in some mechanism incorporated therewith for accommodating these “tolerances” (gross non-planarities) will be hard pressed to make consistent contact pressure contact with the terminals of the electronic component.
  • a probe card or the like having a plurality of resilient contact structures extending from or upon a surface thereof is urged against a semiconductor wafer to make pressure contacts with a corresponding plurality of terminals (bond pads) on an individual semiconductor die.
  • pressure contact with a limited number (e.g., four) of unsingulated dies arranged end-to-end can be made, depending upon the layout of the bond pads on the semiconductor dies (e.g., a linear array of bond pads on each of the two side edges of the dies).
  • the end-to-end dies can be treated as one long die having two rows of bond pads.
  • peripheral arrays i.e., a peripheral (edge) layout of bond pads on a semiconductor die
  • area arrays e.g., rows and columns
  • fan-in The use of non-metallic materials (i.e., materials incapable of sustaining high temperatures) is another concern.
  • spring contact elements are mounted directly to semiconductor dies.
  • the spring contact elements are mounted to the semiconductor dies prior to the semiconductor dies being singulated (separated) from a semiconductor wafer.
  • a plurality of pressure contacts can be made to one or more unsingulated semiconductor dies (devices) using a “simple” test board to power-up the semiconductor devices, and the like.
  • a “simple” test board is a substrate having a plurality of terminals, or electrodes, as contrasted with a traditional “probe card” which is a substrate having a plurality of probe elements extending from a surface thereof.
  • a simple test board is less expensive, and more readily configured than a traditional probe card.
  • certain physical constraints inherent in traditional probe cards are not encountered when using a simple test board to make the desired pressure contacts with semiconductor devices.
  • a plurality of unsingulated semiconductor dies can be exercised (tested and/or burned in) prior to the semiconductor dies being singulated (separated) from the wafer.
  • the same spring contact elements which are mounted to the semiconductor dies and which are used to exercise the semiconductor dies can be used to make permanent connections to the semiconductor dies after they have been singulated from the wafer.
  • the resilient contact structures are preferably, formed as “composite interconnection elements” which are fabricated directly upon the terminals of the semiconductor device.
  • the “composite” (multilayer) interconnection element is fabricated by mounting an elongate element (“core”) to an electronic component, shaping the core to have a spring shape, and overcoating the core to enhance the physical (e.g., spring) characteristics of the resulting composite interconnection element and/or to securely anchor the resulting composite interconnection element to the electronic component.
  • the resilient contact structures of the interposer component may also be formed as composite interconnection elements.
  • spring shape refers to virtually any shape of an elongate element which will exhibit elastic (restorative) movement of an end (tip) of the elongate element with respect to a force applied to the tip. This includes elongate elements shaped to have one or more bends, as well as substantially straight elongate elements.
  • contact area As used herein, the terms “contact area”, “terminal”, “pad”, and the like refer to any conductive area on any electronic component to which an interconnection element is mounted or makes contact.
  • the core is shaped prior to mounting to an electronic component.
  • the core is mounted to or is a part of a sacrificial substrate which is not an electronic component.
  • the sacrificial substrate is removed after shaping, and either before or after overcoating.
  • tips having various topographies can be disposed at the contact ends of the interconnection elements. (See also FIGS. 11A-11F of the PARENT CASE.)
  • the core is a “soft” material having a relatively low yield strength, and is overcoated with a “hard” material having a relatively high yield strength.
  • a soft material such as a gold wire is attached (e.g., by wire bonding) to a bond pad of a semiconductor device and is overcoated (e.g., by electrochemical plating) with a hard material such nickel and its alloys.
  • Vis-a-vis overcoating the core single and multi-layer overcoatings, “rough” overcoatings having microprotrusions (see also FIGS. 5C and 5D of the PARENT CASE), and overcoatings extending the entire length of or only a portion of the length of the core, are described.
  • the tip of the core may suitably be exposed for making contact to an electronic component (see also FIG. 5B of the PARENT CASE).
  • the term “plating” is used as exemplary of a number of techniques for overcoating the core. It is within the scope of this invention that the core can be overcoated by any suitable technique including, but not limited to: various processes involving deposition of materials out of aqueous solutions; electrolytic plating; electroless plating; chemical vapor deposition (CVD); physical vapor deposition (PVD); processes causing the deposition of materials through induced disintegration of liquid or solid precursors; and the like, all of these techniques for depositing materials being generally well known.
  • CVD chemical vapor deposition
  • PVD physical vapor deposition
  • electrochemical processes are preferred, especially electroless plating.
  • the core is an elongate element of a “hard” material, inherently suitable to functioning as a spring element, and is mounted at one end to a terminal of an electronic component.
  • the core, and at least an adjacent area of the terminal is overcoated with a material which will enhance anchoring the core to the terminal.
  • processes which are less potentially damaging to the electronic component may be employed to “tack” the core in place for subsequent overcoating.
  • These “friendly” processes include soldering, gluing, and piercing an end of the hard core into a soft portion of the terminal.
  • the core is in the form of a wire.
  • the core is a flat tab (conductive metallic ribbon).
  • Soft materials such as gold, which attach easily to semiconductor devices, generally lack sufficient resiliency to function as springs. (Such soft, metallic materials exhibit primarily plastic, rather than elastic deformation.) Other soft materials which may attach easily to semiconductor devices and possess appropriate resiliency are often electrically non-conductive, as in the case of most elastomeric materials. In either case, desired structural and electrical characteristics can be imparted to the resulting composite interconnection element by the overcoating applied over the core. The resulting composite interconnection element can be made very small, yet can exhibit appropriate contact forces.
  • a plurality of such composite interconnection elements can be arranged at a fine pitch (e.g., 10 mils), even though they have a length (e.g., 100 mils) which is much greater than the distance to a neighboring composite interconnection element (the distance between neighboring interconnection elements being termed “pitch”).
  • composite interconnection elements can be fabricated on a microminiature scale, for example as “microsprings” for connectors and sockets, having cross-sectional dimensions on the order of twenty-five microns ( ⁇ m), or less. This ability to manufacture reliable interconnection having dimensions measured in microns, rather than mils, squarely addresses the evolving needs of existing interconnection technology and future area array technology.
  • the composite interconnection elements of the present invention exhibit superior electrical characteristics, including electrical conductivity, solderability and low contact resistance. In many cases, deflection of the interconnection element in response to applied contact forces results in a “wiping” contact, which helps ensure that a reliable contact is made.
  • An additional advantage of the present invention is that connections made with the interconnection elements of the present invention are readily demountable. Soldering, to effect the interconnection to a terminal of an electronic component is optional, but is generally not preferred at a system level.
  • interconnection elements having controlled impedance are described. These techniques generally involve coating (e.g., electrophoretically) a conductive core or an entire composite interconnection element with a dielectric material (insulating layer), and overcoating the dielectric material with an outer layer of a conductive material. By grounding the outer conductive material layer, the resulting interconnection element can effectively be shielded, and its impedance can readily be controlled. (See also FIG. 10K of the PARENT CASE.)
  • interconnection elements can be pre-fabricated as individual units, for later attachment to electronic components.
  • Various techniques for accomplishing this objective are set forth herein. Although not specifically covered in this document, it is deemed to be relatively straightforward to fabricate a machine that will handle the mounting of a plurality of individual interconnection elements to a substrate or, alternatively, suspending a plurality of individual interconnection elements in an elastomer, or on a support substrate.
  • composite interconnection element of the present invention differs dramatically from interconnection elements of the prior art which have been coated to enhance their electrical conductivity characteristics or to enhance their resistance to corrosion.
  • the overcoating of the present invention is specifically intended to substantially enhance anchoring of the interconnection element to a terminal of an electronic component and/or to impart desired resilient characteristics to the resulting composite interconnection element. Stresses (contact forces) are directed to portions of the interconnection elements which are specifically intended to absorb the stresses.
  • the present invention provides essentially a new technique for making spring structures.
  • the operative structure of the resulting spring is a product of plating, rather than of bending and shaping. This opens the door to using a wide variety of materials to establish the spring shape, and a variety of “friendly” processes for attaching the “falsework” of the core to electronic components.
  • the overcoating functions as a “superstructure” over the “falsework” of the core, both of which terms have their origins in the field of civil engineering.
  • probe elements can be fabricated directly on terminals of a semiconductor device without requiring additional materials, such as brazing or soldering.
  • any of the resilient contact structures may be formed as at least two composite interconnection elements.
  • the composite interconnection elements are all metallic, permitting burn-in to be performed at elevated temperatures and, consequently, in a shorter time.
  • the composite interconnection elements are free-standing, and are generally not limited by the bond pad layout of semiconductor devices.
  • the composite interconnection elements of the present invention can be fashioned to have their tips at a greater pitch (spacing) than their bases, thereby immediately (e.g., at the first level interconnect) commencing and facilitating the process of spreading pitch from semiconductor pitch (e.g., 10 mils) to wiring substrate pitch (e.g., 100 mils).
  • FIG. 1A is a cross-sectional view of a longitudinal portion, including one end, of an interconnection element, according to an embodiment of the invention.
  • FIG. 1B is a cross-sectional view of a longitudinal portion, including one end, of an interconnection element, according to another embodiment of the invention.
  • FIG. 1C is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention.
  • FIG. 1D is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention.
  • FIG. 1E is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention.
  • FIG. 2A is a cross-sectional view of an interconnection element mounted to a terminal of an electronic component and having a multi-layered shell, according to the invention.
  • FIG. 2B is a cross-sectional view of an interconnection element having a multi-layered shell, wherein an intermediate layer is of a dielectric material, according to the invention.
  • FIG. 2C is a perspective view of a plurality of interconnection elements mounted to an electronic component (e.g., a probe card insert), according to the invention.
  • an electronic component e.g., a probe card insert
  • FIG. 2D is a cross-sectional view of an exemplary first step of a technique for manufacturing interconnection elements, according to the invention.
  • FIG. 2E is a cross-sectional view of an exemplary further step of the technique of FIG. 2D for manufacturing interconnection elements, according to the invention.
  • FIG. 2F is a cross-sectional view of an exemplary further step of the technique of FIG. 2E for manufacturing interconnection elements, according to the invention.
  • FIG. 2G is a cross-sectional view of an exemplary plurality of individual interconnection elements fabricated according to the technique of FIGS. 2D-2F , according to the invention.
  • FIG. 2H is a cross-sectional view of an exemplary plurality of interconnection elements fabricated according to the technique of FIGS. 2D-2F , and associated in a prescribed spatial relationship with one another, according to the invention.
  • FIG. 2I is a cross-sectional view of an alternate embodiment for manufacturing interconnection elements, showing a one end of one element, according to the invention.
  • FIG. 3A is a side view of a wire having its free end bonded to a metal layer applied to a substrate, through an opening in a photoresist layer, according to the present invention.
  • FIG. 3B is a side view of the substrate of FIG. 3A , with the wire overcoated, according to the present invention.
  • FIG. 3C is a side view of the substrate of FIG. 3B , with the photoresist layer removed and the metal layer partially removed, according to the present invention.
  • FIG. 3D is a perspective view of a semiconductor device, formed according to the techniques set forth in FIGS. 3A-3C , according to the present invention.
  • FIGS. 4A-4E are side views of a technique for mounting resilient contact structures to a semiconductor die, according to the present invention.
  • FIGS. 4F and 4G are side views of a technique, similar to that described with respect to FIGS. 4A-4E , for mounting resilient contact structures to semiconductor dies prior to their singulation from a wafer, according to the present invention.
  • FIG. 5 is a perspective, partial view of a plurality of resilient contact structures mounted to multiple die sites on a semiconductor wafer, according to the present invention.
  • FIG. 5A is a perspective, partial view of a plurality of resilient contact structures mounted to a semiconductor die, and increasing the effective pitch of the “pin out” (bond pad spacing, as used herein), according to the present invention.
  • FIGS. 6A-6C are perspective views of a process for forming resilient contact structures on dies (either on a wafer or diced therefrom), according to the present invention.
  • FIG. 6D is a perspective view of an alternate (to FIGS. 6A-6C ) process for forming resilient contact structures on dies (either on a wafer or diced therefrom), according to the present invention.
  • FIG. 7A is a cross-sectional view of unsingulated semiconductor dies with resilient contact structures mounted directly thereto, undergoing testing and/or burn in, according to the invention.
  • FIG. 7B is a cross-sectional view of a singulated semiconductor die of FIG. 7A effecting an interconnection with a wiring substrate, using the same resilient contact structures mounted directly thereto, according to the invention.
  • FIG. 7C is a flow chart illustrating an exemplary path that a semiconductor device follows, from wafer to packaging, according to the prior art.
  • FIG. 7D is a flow chart illustrating an exemplary path that a semiconductor device follows, from wafer to packaging, according to the present invention.
  • FIG. 8A is a cross-sectional view of a technique for fabricating tip structures for probe elements, according to the invention.
  • FIG. 8B is a cross-sectional view of further steps in the technique of FIG. 8A , according to the invention.
  • FIG. 8C is a side view, partially in cross-section and partially in full of a space transformer component, according to the invention.
  • FIG. 8D is a side view, partially in cross-section and partially in full of the space transformer component of FIG. 8C being joined with the tip structures of FIG. 8B , according to the invention.
  • FIG. 8E is a side view, partially in cross-section and partially in full of a further step, in joining the space transformer component of FIG. 8C joined with the tip structures of FIG. 8B , according to the invention.
  • FIG. 8F is a side view showing a portion of a contact structure interconnecting to an external component, according to the present invention.
  • FIGS. 9A-9D are perspective views of a technique for fabricating a resilient contact structure suitable for making interconnection to an exposed, middle portion of the wire stem, according to the present invention.
  • FIG. 9E is a perspective view of a technique for fabricating multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIG. 9F is a side view of an alternate technique for fabricating multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIGS. 10A and 10B are side views of an alternate technique for multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIGS. 10C and 10D are side views, illustrating a technique for making free-standing wire stems, without electronic flame off, in this case, from loops, according to the present invention.
  • This patent application is directed to techniques of testing (including exercising and performing burn-in) semiconductor devices while they are resident on a semiconductor wafer (i.e., prior to their being singulated from the wafer).
  • the techniques involve fabricating resilient contact structures directly upon the semiconductor devices, making pressure connections to the resilient contact structures for testing the semiconductor devices, and using the same resilient contact structures to connect to the semiconductor die after it is singulated from the wafer.
  • the resilient contact structures are implemented as “composite interconnection elements”, such as have been described in the disclosure of the aforementioned U.S. patent application Ser. No. 08/452,255, filed May 26, 1995 (“PARENT CASE”), incorporated by reference herein.
  • PARENT CASE This patent application summarizes several of the techniques disclosed in the PARENT CASE in the discussions of FIGS. 1A-1E and 2 A- 2 I.
  • a “composite” interconnection element can be formed by starting with a core (which may be mounted to a terminal of an electronic component), then overcoating the core with an appropriate material to: (1) establish the mechanical properties of the resulting composite interconnection element; and/or (2) when the interconnection element is mounted to a terminal of an electronic component, securely anchor the interconnection element to the terminal.
  • a resilient interconnection element spring element
  • Such a “composite” interconnection element is generally the preferred form of resilient contact structure for use in the embodiments of the present invention.
  • FIGS. 1A, 1B , 1 C and 1 D illustrate, in a general manner, various shapes for composite interconnection elements, according to the present invention.
  • composite interconnection elements that have a soft (readily shaped, and amenable to affixing by friendly processes to electronic components) core, overcoated by hard (springy) materials are described. It is, however, within the scope of the invention that the core can be a hard material—the overcoat serving primarily to securely anchor the interconnection element to a terminal of an electronic component.
  • an electrical interconnection element 110 includes a core 112 of a “soft” material (e.g., a material having a yield strength of less than 40,000 psi), and a shell (overcoat) 114 of a “hard” material (e.g., a material having a yield strength of greater than 80,000 psi).
  • the shell 114 is applied over the already-shaped core 112 by any suitable process, such as by a suitable plating process (e.g., by electrochemical plating).
  • FIG. 1A illustrates what is perhaps the simplest of spring shapes for an interconnection element of the present invention—namely, a straight cantilever beam oriented at an angle to a force “F” applied at its tip 110 b .
  • a force “F” applied at its tip 110 b When such a force is applied by a terminal of an electronic component to which the interconnection element is making a pressure contact, the downward (as viewed) deflection of the tip will evidently result in the tip moving across the terminal, in a “wiping” motion.
  • Such a wiping contact ensures a reliable contact being made between the interconnection element and the contacted terminal of the electronic component.
  • the shell 114 imparts a desired resiliency to the overall interconnection element 110 .
  • a resilient interconnection between electronic components can be effected between the two ends 110 a and 110 b of the interconnection element 110 .
  • the reference numeral 10 a indicates an end portion of the interconnection element 110 , and the actual end opposite the end 110 b is not shown.
  • the interconnection element 110 In contacting a terminal of an electronic component, the interconnection element 110 would be subjected to a contact force (pressure), as indicated by the arrow labelled “F”.
  • the thickness of the overcoat (whether a single layer or a multi-layer overcoat) be thicker than the diameter of the wire being overcoated.
  • the overall thickness of the resulting contact structure is the sum of the thickness of the core plus twice the thickness of the overcoat, an overcoat having the same thickness as the core (e.g., 1 mil) will manifest itself, in aggregate, as having twice the thickness of the core.
  • the interconnection element (e.g., 110 ) will deflect in response to an applied contact force, said deflection (resiliency) being determined in part by the overall shape of the interconnection element, in part by the dominant (greater) yield strength of the overcoating material (versus that of the core), and in part by the thickness of the overcoating material.
  • the terms “cantilever” and “cantilever beam” are used to indicate that an elongate structure (e.g., the overcoated core 112 ) is mounted (fixed) at one end, and the other end is free to move, typically in response to a force acting generally transverse to the longitudinal axis of the elongate element. No other specific or limiting meaning is intended to be conveyed or connoted by the use of these terms.
  • an electrical interconnection element 120 similarly includes a soft core 122 (compare 112 ) and a hard shell 124 (compare 114 ).
  • the core 122 is shaped to have two bends, and thus may be considered to be S-shaped.
  • a resilient interconnection between electronic components can be effected between the two ends 120 a and 120 b of the interconnection element 120 .
  • reference numeral 120 a indicates an end portion of the interconnection element 120 , and the actual end opposite the end 120 b is not shown.
  • an electrical interconnection element 130 similarly includes a soft core 132 (compare 112 ) and a hard shell 134 (compare 114 ).
  • the core 132 is shaped to have one bend, and may be considered to be U-shaped.
  • a resilient interconnection between electronic components can be effected between the two ends 130 a and 130 b of the interconnection element 130 .
  • the reference numeral 130 a indicates an end portion of the interconnection element 130 , and the actual end opposite the end 130 b is not shown.
  • the interconnection element 130 In contacting a terminal of an electronic component, the interconnection element 130 could be subjected to a contact force (pressure), as indicated by the arrow labelled “F”.
  • the interconnection element 130 could be employed to make contact at other than its end 130 b , as indicated by the arrow labelled “F′”.
  • FIG. 1D illustrates another embodiment of a resilient interconnection element 140 having a soft core 142 and a hard shell 144 .
  • the interconnection element 140 is essentially a simple cantilever (compare FIG. 1A ), with a curved tip 140 b , subject to a contact force “F” acting transverse to its longitudinal axis.
  • FIG. 1E illustrates another embodiment of a resilient interconnection element 150 having a soft core 152 and a hard shell 154 .
  • the interconnection element 150 is generally “C-shaped”, preferably with a slightly curved tip 150 b , and is suitable for making a pressure contact as indicated by the arrow labelled “F”.
  • the soft core can readily be formed into any springable shape—in other words, a shape that will cause a resulting interconnection element to deflect resiliently in response to a force applied at its tip.
  • the core could be formed into a conventional coil shape.
  • a coil shape would not be preferred, due to the overall length of the interconnection element and inductances (and the like) associated therewith and the adverse effect of same on circuitry operating at high frequencies (speeds).
  • the material of the shell, or at least one layer of a multi-layer shell has a significantly higher yield strength than the material of the core. Therefore, the shell overshadows the core in establishing the mechanical characteristics (e.g., resiliency) of the resulting interconnection structure.
  • Ratios of shell core yield strengths are preferably at least 2:1, including at least 3:1 and at least 5:1, and may be as high as 10:1. It is also evident that the shell, or at least an outer layer of a multi-layer shell should be electrically conductive, notably in cases where the shell covers the end of the core. (The parent case, however, describes embodiments where the end of the core is exposed, in which case the core must be conductive.)
  • Suitable materials for the core include, but are not limited to: gold, aluminum, copper, and their alloys. These materials are typically alloyed with small amounts of other metals to obtain desired physical properties, such as with beryllium, cadmium, silicon, magnesium, and the like. It is also possible to use silver, palladium, platinum; metals or alloys such as metals of the platinum group of elements. Solder constituted from lead, tin, indium, bismuth, cadmium, antimony and their alloys can be used.
  • a wire of any material e.g., gold
  • any material amenable to bonding using temperature, pressure and/or ultrasonic energy to effect the bonding
  • any material amenable to overcoating e.g., plating
  • non-metallic material can be used for the core.
  • Suitable materials for the shell include (and, as is discussed hereinbelow, for the individual layers of a multi-layer shell), but are not limited to: nickel, and its alloys; copper, cobalt, iron, and their alloys; gold (especially hard gold) and silver, both of which exhibit excellent current-carrying capabilities and good contact is resistivity characteristics; elements of the platinum group; noble metals; semi-noble metals and their alloys, particularly elements of the platinum group and their alloys; tungsten and molybdenum. In cases where a solder-like finish is desired, tin, lead, bismuth, indium and their alloys can also be used.
  • Electroplating and electroless plating are generally preferred techniques. Generally, however, it would be counter-intuitive to plate over a gold core. According to an aspect of the invention, when plating (especially electroless plating) a nickel shell over a gold core, it is desirable to first apply a thin copper initiation layer over the gold wire stem, in order to facilitate plating initiation.
  • An exemplary interconnection element such as is illustrated in FIGS. 1A-1E may have a core diameter of approximately 0.001 inches and a shell thickness of 0.001 inches—the interconnection element thus having an overall diameter of approximately 0.003 inches (i.e., core diameter plus two times the shell thickness). Generally, this thickness of the shell will be on the order of 0.2-5.0 (one-fifth to five) times the thickness (e.g., diameter) of the core.
  • the resulting composite interconnection element exhibits a spring constant (k) of approximately 3-5 grams/mil. In use, 3-5 mils of deflection will result in a contact force of 9-25 grams. This example is useful in the context of a spring element for an interposer.
  • the resulting composite interconnection element exhibits a spring constant (k) of approximately 3 grams/mil, and is useful in the context of a spring element for a probe.
  • the resulting composite interconnection element exhibits a spring constant (k) of approximately 2-3 grams/mil, and is useful in the context of a spring element for mounting on a semiconductor device.
  • the core need not have a round cross-section, but may rather be a flat tab (having a rectangular cross-section) extending from a sheet. It should be understood that, as used herein, the term “tab” is not to be confused with the term “TAB” (Tape Automated Bonding).
  • FIG. 2A illustrates an embodiment 200 of an interconnection element 210 mounted to an electronic component 212 which is provided with a terminal 214 .
  • a soft (e.g., gold) wire core 216 is bonded (attached) at one end 216 a to the terminal 214 , is configured to extend from the terminal and have a spring shape (compare the shape shown in FIG. 1B ), and is severed to have a free end 216 b . Bonding, shaping and severing a wire in this manner is accomplished using wirebonding equipment. The bond at the end 216 a of the core covers only a relatively small portion of the exposed surface of the terminal 214 .
  • a shell (overcoat) is disposed over the wire core 216 which, in this example, is shown as being multi-layered, having an inner layer 218 and an outer layer 220 , both of which layers may suitably be applied by plating processes.
  • One or more layers of the multi-layer shell is (are) formed of a hard material (such as nickel and its alloys) to impart a desired resiliency to the interconnection element 210 .
  • the outer layer 220 may be of a hard material
  • the inner layer may be of a material that acts as a buffer or barrier layer (or as an activation layer, or as an adhesion layer) in plating the hard material 220 onto the core material 216 .
  • the inner layer 218 may be the hard material
  • the outer layer 220 may be a material (such as soft gold) that exhibits superior electrical characteristics, including electrical conductivity and solderability.
  • the outer layer of the interconnection element may be lead-tin solder or gold-tin braze material, respectively.
  • FIG. 2A illustrates, in a general manner, another key feature of the invention—namely, that resilient interconnection element can be securely anchored to a terminal on an electronic component.
  • the attached end 210 a of the interconnection element will be subject to significant mechanical stress, as a result of a compressive force (arrow “F”) applied to the free end 210 b of the interconnection element.
  • the overcoat covers not only the core 216 , but also the entire remaining (i.e., other than the bond 216 a ) exposed surface of the terminal 214 adjacent the core 216 in a continuous (non-interrupted) manner.
  • the overcoat material cover at least a portion of the terminal adjacent the core. It is generally preferred, however, that the overcoat material cover the entire remaining surface of the terminal.
  • each layer of the shell is metallic.
  • the relatively small area at which the core is attached (e.g., bonded) to the terminal is not well suited to accommodating stresses resulting from contact forces (“F”) imposed on the resulting composite interconnection element.
  • F contact forces
  • the shell covering the entire exposed surface of the terminal other than in the relatively small area comprising the attachment of the core end 216 a to the terminal
  • the overall interconnection structure is firmly anchored to the terminal.
  • the adhesion strength, and ability to react contact forces, of the overcoat will far exceed that of the core end ( 216 a ) itself.
  • the term “electronic component” includes, but is not limited to: interconnect and interposer substrates; semiconductor wafers and dies, made of any suitable semiconducting material such as silicon (Si) or gallium-arsenide (GaAs); production interconnect sockets; test sockets; sacrificial members, elements and substrates, as described in the parent case; semiconductor packages, including ceramic and plastic packages, and chip carriers; and connectors.
  • the interconnection element of the present invention is particularly well suited for use as:
  • interconnection elements mounted directly to silicon dies, eliminating the need for having a semiconductor package
  • interconnection elements extending as probes from substrates (described in greater detail hereinbelow) for testing electronic components
  • interconnection elements of interposers discussed in greater detail hereinbelow.
  • the interconnection element of the present invention is unique in that it benefits from the mechanical characteristics (e.g., high yield strength) of a hard material without being limited by the attendant typically poor bonding characteristic of hard materials. As elaborated upon in the parent case, this is made possible largely by the fact that the shell (overcoat) functions as a “superstructure” over the “falsework.”, of the core, two terms which are borrowed from the milieu of civil engineering. This is very different from plated interconnection elements of the prior art wherein the plating is used as a protective (e.g., anti-corrosive) coating, and is generally incapable of imparting the desired mechanical characteristic to the interconnection structure. And this is certainly in marked contrast to any non-metallic, anticorrosive coatings, such as benzotriazole (BTA) applied to electrical interconnects.
  • BTA benzotriazole
  • both the electrical and mechanical (e.g., plastic and elastic) characteristics of an interconnection element formed according to the invention are readily tailored for particular applications. For example, it may be desirable in a given application that the interconnection elements exhibit both plastic and elastic deformation. (Plastic deformation may be desired to accommodate gross non-planarities in components being interconnected by the interconnection elements.) When elastic behavior is desired, it is necessary that the interconnection element generate a threshold minimum amount of contact force to effect a reliable contact. It is also advantageous that the tip of the interconnection element makes a wiping contact with a terminal of an electronic component” due to the occasional presence of contaminant films on the contacting surfaces.
  • a “compliant” contact structure is a “resilient” contact structure.
  • the composite interconnection elements of the present invention are a special case of either compliant or resilient contact structures.
  • a number of features are elaborated upon in detail, in the parent case, including, but not limited to: fabricating the interconnection elements on sacrificial substrates; gang-transferring a plurality of interconnection elements to an electronic component; providing the interconnection elements with contact tips, preferably with a rough surface finish; employing the interconnection elements on an electronic component to make temporary, then permanent connections to the electronic component; arranging the interconnection elements to have different spacing at their one ends than at their opposite ends; fabricating spring clips and alignment pins in the same process steps as fabricating the interconnection elements; employing the interconnection elements to accommodate differences in thermal expansion between connected components; eliminating the need for discrete semiconductor packages (such as for SIMMs); and optionally soldering resilient interconnection elements (resilient contact structures).
  • FIG. 2B shows a composite interconnection element 220 having multiple layers.
  • An innermost portion (inner elongate conductive element) 222 of the interconnection element 220 is either an uncoated core or a core which has been overcoated, as described hereinabove.
  • the tip 222 b of the innermost portion 222 is masked with a suitable masking material (not shown).
  • a dielectric layer 224 is applied over the innermost portion 222 such as by an electrophoretic process.
  • An outer layer 226 of a conductive material is applied over the dielectric layer 224 .
  • An exemplary material for the dielectric layer 224 is a polymeric material, applied in any suitable manner and to any suitable thickness (e.g., 0.1-3.0 mils).
  • the outer layer 226 may be multi-layer.
  • at least one layer of the outer layer 226 is a spring material, when it is desired that the overall interconnection element exhibit resilience.
  • FIG. 2C illustrates an embodiment 250 wherein a plurality (six of many shown) of interconnection elements 251 . 256 are mounted on a surface of an electronic component 260 , such as a probe card insert (a subassembly mounted in a conventional manner to a probe card). Terminals and conductive traces of the probe card insert are omitted from this view, for illustrative clarity.
  • the attached ends 251 a . . . 256 a of the interconnection elements 251 . . . 256 originate at a first pitch (spacing), such as 0.050-0.100 inches.
  • 256 are shaped and/or oriented so that their free ends (tips) are at a second, finer pitch, such as 0.005-0.010 inches.
  • An interconnect assembly which makes interconnections from a one pitch to another pitch is typically referred to as a “space transformer”.
  • a benefit of the present invention is that space transformation can be accomplished by the contact structures (interconnection elements) themselves (at first level interconnect), without the intermediary of another component, such as the discrete assembly of the aforementioned U.S. Pat. No. 5,414,298.
  • the tips 251 b . . . 256 b of the interconnection elements are arranged in two parallel rows, such as for making contact to (for testing and/or burning in) a semiconductor device having two parallel rows of bond pads (contact points).
  • the interconnection elements can be arranged to have other tip patterns, for making contact to electronic components having other contact point patterns, such as arrays.
  • the invention is applicable to fabricating a plurality of interconnection components and arranging the plurality of interconnection elements in a prescribed spatial relationship with one another, such as in a peripheral pattern or in a rectangular array pattern.
  • interconnection elements directly to terminals of electronic components has been discussed hereinabove.
  • the interconnection elements of the present invention can be fabricated upon, or mounted to, any suitable surface of any suitable substrate, including sacrificial substrates.
  • FIGS. 11A-11F fabricating a plurality of interconnection structures (e.g., resilient contact structures) as separate and distinct structures for subsequent mounting to electronic components, and which describes with respect to FIGS. 12A-12C mounting a plurality of interconnection elements to a sacrificial substrate (carrier) then transferring the plurality of interconnection elements en masse to an electronic component.
  • interconnection structures e.g., resilient contact structures
  • FIGS. 12A-12C mounting a plurality of interconnection elements to a sacrificial substrate (carrier) then transferring the plurality of interconnection elements en masse to an electronic component.
  • FIGS. 2D-2F illustrate a technique for fabricating a plurality of interconnection elements having preformed tip structures, using a sacrificial substrate.
  • FIG. 2D illustrates a first step of the technique 250 , in which a patterned layer of masking material 252 is applied onto a surface of a sacrificial substrate 254 .
  • the sacrificial substrate 254 may be of thin (1-10 mil) copper or aluminum foil, by way of example, and the masking material 252 may be common photoresist.
  • the masking layer 252 is patterned to have a plurality (three of many shown) of openings at locations 256 a , 256 b , 256 c whereat it is desired to fabricate interconnection elements.
  • the locations 256 a , 256 b and 256 c are, in this sense, comparable to the terminals of an electronic component.
  • the locations 256 a , 256 b and 256 c are preferably treated at this stage to have a rough or featured surface texture. As shown, this may be accomplished mechanically with an embossing tool 257 forming depressions in the foil 254 at the locations 256 a , 256 b and 256 c . Alternatively, the surface of the foil at these locations can be chemically etched to have a surface texture. Any technique suitable for effecting this general purpose is within the scope of this invention, for example sand blasting, peening and the like.
  • a plurality (one of many shown) of conductive tip structures 258 are formed at each location (e.g., 256 b ), as illustrated by FIG. 2E .
  • This may be accomplished using any suitable technique, such as electroplating, and may include tip structures having multiple layers of material.
  • the tip structure 258 may have a thin (e.g., 10-100 microinch) barrier layer of nickel applied onto the sacrificial substrate, followed by a thin (e.g., 10 microinch) layer of soft gold, followed by a thin (e.g., 20 microinch) layer of hard gold, followed by a relatively thick (e.g., 200 microinch) layer of nickel, followed by a final thin (e.g., 100 microinch) layer of soft gold.
  • the first thin barrier layer of nickel is provided to protect the subsequent layer of gold from being “poisoned” by the material (e.g., aluminum, copper) of the substrate 254 , the relatively thick layer of nickel is to provide strength to the tip structure, and the final thin layer of soft gold provides a surface which is readily bonded to.
  • the invention is not limited to any particulars of how the tip structures are formed on the sacrificial substrate, as these particulars would inevitably vary from application-to-application.
  • a plurality (one of many shown) of cores 260 for interconnection elements may be formed on the tip structures 258 , such as by any of the techniques of bonding a soft wire core to a terminal of an electronic component described hereinabove.
  • the cores 260 are then overcoated with a preferably hard material 262 in the manner described hereinabove, and the masking material 252 is then removed, resulting in a plurality (three of many shown) of free-standing interconnection elements 264 mounted to a surface of the sacrificial substrate, as illustrated by FIG. 2F .
  • the overcoat material 262 firmly anchors the cores 260 to their respective tip structures 258 and, if desired, imparts resilient characteristics to the resulting interconnection elements 264 .
  • the plurality of interconnection elements mounted to the sacrificial substrate may be gang-transferred to terminals of an electronic component. Alternatively, two widely divergent paths may be taken.
  • a silicon wafer can be used as the sacrificial substrate upon which tip structures are fabricated, and that tip structures so fabricated may be joined (e.g., soldered, brazed) to resilient contact structures which already have been mounted to an electronic component. Further discussion of these techniques are found in FIGS. 8A-8E , hereinbelow.
  • the sacrificial substrate 254 may simply be removed, by any suitable process such as selective chemical etching. Since most selective chemical etching processes will etch one material at a much greater rate than an other material, and the other material may slightly be etched in the process, this phenomenon is advantageously employed to remove the thin barrier layer of nickel in the tip structure contemporaneously with removing the sacrificial substrate. However, if need be, the thin nickel barrier layer can be removed in a subsequent etch step. This results in a plurality (three of many shown) of individual, discrete, singulated interconnection elements 264 , as indicated by the dashed line 266 , which may later be mounted (such as by soldering or brazing) to terminals on electronic components.
  • any suitable process such as selective chemical etching. Since most selective chemical etching processes will etch one material at a much greater rate than an other material, and the other material may slightly be etched in the process, this phenomenon is advantageously employed to remove the thin barrier layer of nickel in the tip structure contemporaneously with
  • the overcoat material may also be slightly thinned in the process of removing the sacrificial substrate and/or the thin barrier layer. However, it is preferred that this not occur.
  • Such an outer layer of gold is intended primarily for its superior conductivity, contact resistance, and solderability, and is generally highly impervious to most etching solutions contemplated to be used to remove the thin barrier layer and the sacrificial substrate.
  • the plurality (three of many shown) of interconnection elements 264 may be “fixed” in a desired spatial relationship with one another by any suitable support structure 266 , such as by a thin plate having a plurality of holes therein, whereupon the sacrificial substrate is removed.
  • the support structure 266 may be of a dielectric material, or of a conductive material overcoated with a dielectric material. Further processing steps (not illustrated) such as mounting the plurality of interconnection elements to an electronic component such as a silicon wafer or a printed circuit board may then proceed.
  • tip structures ( 258 ) may be formed of virtually any desired material and having virtually any desired texture.
  • gold is an example of a noble metal that exhibits excellent electrical characteristics of electrical conductivity, low contact resistance, solderability, and resistance to corrosion. Since gold is also malleable, it is extremely well-suited to be a final overcoat applied over any of the interconnection elements described herein, particularly the resilient interconnection elements described herein. Other noble metals exhibit similar desirable characteristics. However, certain materials such as rhodium which exhibit such excellent electrical characteristics would generally be inappropriate for overcoating an entire interconnection element. Rhodium, for example, is notably brittle, and would not perform well as a final overcoat on a resilient interconnection element.
  • the first layer of a multi-layer tip structure can be rhodium (rather than gold, as described hereinabove), thereby exploiting its superior electrical characteristics for making contact to electronic components without having any impact whatsoever on the mechanical behavior of the resulting interconnection element.
  • FIG. 2I illustrates an alternate embodiment 270 for fabricating interconnection elements.
  • a masking material 272 is applied to the surface of a sacrificial substrate 274 , and is patterned to have a plurality (one of many shown) of openings 276 , in a manner similar to the technique described hereinabove with respect to FIG. 2D .
  • the openings 276 define areas whereat interconnection elements will be fabricated as free-standing structures.
  • an interconnection element is “free-standing” when is has a one end bonded to a terminal of an electronic component or to an area of a sacrificial substrate, and the opposite end of the interconnection element is not bonded to the electronic component or sacrificial substrate.
  • the area within the opening may be textured, in any suitable manner, such as to have one or more depressions, as indicated by the single depression 278 extending into the surface of the sacrificial substrate 274 .
  • a core (wire stem) 280 is bonded to the surface of the sacrificial substrate within the opening 276 , and may have any suitable shape. In this illustration, only a one end of one interconnection element is shown, for illustrative clarity. The other end (not shown) may be attached to an electronic component. It may now readily be observed that the technique 270 differs from the aforementioned technique 250 in that the core 280 , is bonded directly to the sacrificial substrate 274 , rather than to a tip structure 258 .
  • a gold wire core ( 280 ) is readily bonded, using conventional wirebonding techniques, to the surface of an aluminum substrate ( 274 ).
  • a layer 282 of gold is applied (e.g., by plating) over the core 280 and onto the exposed area of the substrate 274 within the opening 276 , including within the depression 278 .
  • the primary purpose of this layer 282 is to form a contact surface at the end of the resulting interconnection element (i.e., once the sacrificial substrate is removed).
  • a relatively hard material such as nickel
  • one primary purpose of this layer 284 is to impart desired mechanical characteristics (e.g., resiliency) to the resulting composite interconnection element.
  • another primary purpose of the layer 284 is to enhance the durability of the contact surface being fabricated at the lower (as viewed) end of the resulting interconnection element.
  • a final layer of gold (not shown) may be applied over the layer 284 , to enhance the electrical characteristics of the resulting interconnection element.
  • the masking material 272 and sacrificial substrate 274 are removed, resulting in either a plurality of singulated interconnection elements (compare FIG. 2G ) or in a plurality of interconnection elements having a predetermined spatial relationship with one another (compare FIG. 2H ).
  • This embodiment 270 is exemplary of a technique for fabricating textured contact tips on the ends of interconnection elements. In this case, an excellent example of a “gold over nickel” contact tip has been described. It is, however, within the scope of the invention that other analogous contact tips could be fabricated at the ends of interconnection elements, according to the techniques described herein. Another feature of this embodiment 270 is that the contact tips are constructed entirely atop the sacrificial substrate ( 274 ), rather than within the surface of the sacrificial substrate ( 254 ) as contemplated by the previous embodiment 250 .
  • FIGS. 3A, 3B , and 3 C are comparable to FIGS. 1C-1E of the PARENT CASE, and illustrate a preferred technique 300 for fabricating composite interconnections directly upon semiconductor devices, including unsingulated semiconductor devices.
  • a semiconductor device 302 has a patterned conductive layer 304 .
  • This layer 304 may be a top metal layer, which is normally intended for bond-out to the die, as defined by openings 306 in an insulating (e.g., passivation) layer 308 (typically nitride).
  • insulating e.g., passivation
  • a bond pad would be defined which would have an area corresponding to the area of the opening 306 in the passivation layer 308 .
  • a wire would be bonded to the bond pad.
  • a blanket layer 310 of metal material e.g., aluminum
  • metal material e.g., aluminum
  • a patterned layer 312 of masking material e.g., photoresist
  • openings 314 aligned over the openings 306 in the passivation layer 308 .
  • Portions of the blanket conductive layer 310 are covered by the masking material 312 , other portions of the blanket conductive layer 310 are exposed (not covered) within the openings 314 of the layer of masking material 312 .
  • the exposed portions of the blanket conductive layer, 310 , within the openings 314 will serve as “pads” or “terminals” (compare 214 ), and may be gold plated (not shown).
  • the opening 314 is larger than the opening 306 . As will be evident, this will result in a larger bond area (defined by the opening 132 ) than is otherwise (as defined by the opening 306 ) present on the semiconductor die 302 .
  • the conductive layer 310 acts as a shorting layer to protect the device 302 from damage during a process of electronic flame off (EFO) of the wire stem (core) 320 .
  • An end 320 a of an inner core (wire stem) 320 is bonded to the top (as viewed) surface of the conductive layer 310 , within the opening 314 .
  • the core 320 is configured to extend from the surface of the semiconductor die, to have a springable shape and is severed to have a tip 320 b , in the manner described hereinabove (e.g., by electronic flame off).
  • the shaped wire stem 320 is overcoated with one or more layers of conductive material 322 , as described hereinabove (compare FIG. 2A ).
  • the overcoat material 322 completely envelops the wire stem 320 and also covers the conductive layer 310 within the area defined by the opening 314 in the photoresist 312 .
  • the photoresist 312 is then removed (such as by chemical etching, or washing), and the substrate is subjected to selective etching (e.g., chemical etching) to remove all of the material from the conductive layer 310 except that portion 315 (e.g., pad, terminal) of the layer 310 which is covered by the material 322 overcoating the wire stem 320 .
  • selective etching e.g., chemical etching
  • the resulting composite interconnection element 324 is securely anchored (by the coating material 322 ) to an area (which was defined by the opening 314 in the photoresist) which can easily be made to be larger than what would otherwise (e.g., in the prior art) be considered to be the contact area of a bond pad (i.e., the opening 306 in the passivation layer 308 ).
  • Another important advantage of this technique is that a hermetically-sealed (completely overcoated) connection is effected between the contact structure 324 and the terminal (pad) 315 to which it is mounted.
  • the composite interconnection elements of the present invention are readily mounted to (or fabricated upon) a substrate (particularly a semiconductor die) in a manner in which the tips (e.g., 320 b ) of the interconnection elements (e.g., 320 ) are readily caused to be coplanar with one another and can be at a different (e.g., greater pitch) than the terminals (e.g., bond pads) from which they originate.
  • openings are made in the resist (e.g., 314 ) whereat resilient contact structures are not mounted. Rather, such openings could advantageously be employed to effect connections (such as by traditional wirebonding) to other pads on the same semiconductor die or on other semiconductor dies. This affords the manufacturer the ability to “customize” interconnections with a common layout of openings in the resist.
  • the masking layer 312 can additionally be patterned, so as to leave additional conductive lines or areas upon the face of the semiconductor device 302 (i.e., in addition to providing openings 314 whereat the interconnection elements 324 are mounted and overcoated). This is illustrated in the figure by the “elongate” openings 324 a and 324 b extending to the openings 314 a and 314 b , respectively, and the “area” opening 324 c optionally (as shown) extending to the opening 314 c .
  • the overcoat material 322 will be deposited in these additional openings ( 324 a , 324 b ; 324 c ), and will prevent portions of the conductive layer 310 underlying these openings from being removed.
  • the elongated and area openings ( 324 a , 324 b , 324 c ) extending to contact openings ( 314 a , 314 b , 314 c ) extending to contact openings ( 314 a , 314 b , 314 c )
  • the elongated and area openings will be electrically connected to corresponding ones of the contact structures.
  • the contact structures ( 324 ) are pre-fabricated, for example in the manner of FIGS. 2D-2F described hereinabove, and brazed to the terminals 315 , either with or without tips ( 258 ) having controlled topography.
  • This includes mounting the pre-fabricated contact structures to unsingulated (from a semiconductor wafer) semiconductor dies on a one-by-one basis, or several semiconductor dies at once.
  • the topography of a tip structure ( 258 , 820 , 864 ) can be controlled to be flat, to make an effective pressure connection with a z-axis conductive adhesive ( 868 ), described hereinbelow.
  • Modern integrated circuits are generally produced by creating several, typically identical integrated circuit dies (usually as square or rectangular die sites) on a single (usually round) semiconductor wafer, then scribing and slicing the wafer to separate (singulate, dice) the dies (chips) from one another.
  • An orthogonal grid of “scribe line” (kerf) areas extends between adjacent dies, and sometimes contain test structures, for evaluating the fabrication process. These scribe lines areas, and anything contained within them, will be destroyed when the dies are singulated from the wafer.
  • the singulated (separated) dies are ultimately individually packaged, such as by making wire bond connections between bond pads on the die and conductive traces within the package body.
  • Burn-in is a process whereby a chip (die) is either simply powered up (“static” burn-in), or is powered up and has signals exercising to some degree the functionality of the chip (“dynamic” burn-in). In both cases, burn-in is typically performed at an elevated temperature and by making “temporary” (or removable) connections to the chip—the object being to identify chips that are defective, prior to packaging the chips. Burn-in is usually performed on a die-by-die basis, after the dies are singulated (diced) from the wafer, but it is also known to perform burn-in prior to singulating the dies. Typically, the temporary connections to the dies are made by test probes of by “flying wires”.
  • Functional testing can also be accomplished by making temporary connections to the dies.
  • each die is provided with built-in self test (self-starting, signal-generating) circuitry which will exercise some of the functionality of the chip.
  • a test jig must be fabricated for each die, with probe pins precisely aligned with bond pads on the particular die required to be exercised (tested and/or burned-in). These test jigs are relatively expensive, and require an inordinate amount of time to fabricate.
  • Burn-in boards are expensive, which increases the overall cost of fabrication and which can only be amortized over large runs of particular devices.
  • packaging typically involves making some sort of “permanent” connection to the die, such as by bond wires. (Often, such “permanent” connections may be un-done and re-done, although this is not generally desirable.)
  • resilient contact structures can serve “double duty” both as temporary and as permanent connections to an electronic component, such as a semiconductor die.
  • resilient contact structures can be mounted directly to semiconductor dies, and the resilient contact structures can serve multiple purposes:
  • the resilient contact structures can make reliable, temporary contact to test boards, which may be as simple and straightforward as ordinary printed circuit boards;
  • the same resilient contact structures can make reliable permanent contact to circuit boards, when held in place by a spring clip, or the like;
  • CMOS complementary metal-oxide-semiconductor
  • heat e.g., reflow glass
  • the present invention provides a technique for mounting contact structures directly to semiconductor dies, without significantly heating the die.
  • the bonding of the wire stem to the die and the subsequent overcoating (e.g., plating) of the wire stem are performed at temperatures which are relatively “trivial” when compared to device fabrication processes (e.g., plasma etching, reflow glass) which subject the dies to temperatures on the order of several hundreds of degrees Celsius (° C.).
  • device fabrication processes e.g., plasma etching, reflow glass
  • bonding of gold wires will typically occur at 140-175° C.
  • Bonding of aluminum wires can occur at even lower temperatures, such as at room temperature.
  • Plating temperatures are process dependent, but generally do not involve temperatures in excess of 100° C.
  • FIGS. 4A-4E illustrate the process of putting resilient contact structures on a silicon chip, or onto silicon chips (dies) prior to their having been singulated from a semiconductor wafer.
  • An important feature of this process is the provision of a shorting layer (mentioned hereinabove with respect to the layer 310 ), which is important for overcoating the shaped wire stems of the resilient contact structures by electroplating (discussed hereinabove).
  • the shorting layer will provide electrical protection, during the process, for such sensitive electronic components.
  • the shorting layer can also be grounded.
  • FIG. 4A shows a semiconductor substrate 402 having a plurality (two of many shown) bond pads 404 .
  • the bond pads 404 are covered by a passivation layer 406 (typically silicon nitride) which has openings over each of the bond pads 404 .
  • these openings in the passivation layer 406 permit a bond wire to be bonded to the bond pad, for wirebonding the substrate (e.g., die) to a leadframe or the like.
  • the openings in the passivation layer define the size (area) of the bond pad 404 , irrespective of the fact that the metallization of the bond pad may (and typically will) extend beyond the opening in the passivation layer 406 .
  • the bond pad per se, is simply a location in a pattern of conductors in a layer of metallization.
  • the preceding is well known in the art of semiconductor fabrication, and additional layers of conductive, insulating and semiconducting material between the bond pads (top metallization layer) and the substrate 402 are omitted, for illustrative clarity.
  • the bond pads are all at the same level (e.g., if a preceding layer has been planarized) on the semiconductor substrate (device), and it is immaterial for the purposes of the present invention whether or not the bond pads are coplanar.
  • FIG. 4A further shows that the bond pads 404 are shorted together by a conductive layer 410 of aluminum, Ti—W—Cu (titanium-tungsten-copper), Cr—Cu (chromium-copper), or the like, applied by conventional processes to the entire surface of the substrate 402 (over the passivation layer 406 and into the openings in the passivation layer) so as to make electrical contact with the bond pads 404 .
  • a conductive layer 410 of aluminum, Ti—W—Cu (titanium-tungsten-copper), Cr—Cu (chromium-copper), or the like applied by conventional processes to the entire surface of the substrate 402 (over the passivation layer 406 and into the openings in the passivation layer) so as to make electrical contact with the bond pads 404 .
  • a patterned layer of resist (photoresist) 412 is applied over the shorting layer 410 , and is patterned to have openings 414 aligned directly over the bond pads 404 ;
  • the openings 414 in the resist layer 412 can be of an arbitrary size, and are preferably larger than the openings in the passivation layer 406 so that a “virtual” bond pad (defined by the opening 414 through the resist 412 to the shorting layer 410 ) has a larger area than the “actual” bond pad 404 .
  • the area of the virtual bond pad is significantly, such as up to 10%, 20%, 30%, 40, 50%, 60%, 70%, 80%, 90% or 100% larger than the actual bond pad (as defined by the opening in the passivation layer.
  • bond pads (and their openings) are square (as viewed from above).
  • the particular shape of the bond pads is not particularly germane to the present inventions which is applicable to bond pads having rectangular, round or oval shapes, and the like.
  • FIG. 4B illustrates a next step in the process of mounting resilient contact structures to the substrate 402 .
  • Wires 420 are bonded at their distal ends 420 a to the shorting layer, in the openings 414 , and fashioned to have a shape suitable for functioning as a resilient contact structure when overcoated.
  • wire stem shapes can be employed in this step.
  • the wire 420 is fashioned into a wire stem having a shape similar to the shape set forth in FIG. 2A .
  • FIG. 4C illustrates a next step in the process of mounting resilient contact structures to the substrate 402 , wherein the wire stems (shaped wires 420 ) are overcoated with one (or more) layer(s) 422 of a conductive material.
  • the wire stems shaped wires 420
  • the wire ( 1420 ) is electroplated (overcoated) with nickel.
  • the overcoat is what determines the resiliency of the resulting contact structure, and also greatly enhances the anchoring of the contact structure to the substrate.
  • FIG. 4D illustrates a next step in the process of mounting resilient contact structures to the substrate 402 , wherein the wire stems ( 1420 ) have been overcoated ( 1422 ) to form resilient contact structures 430 .
  • the resist 412 layer evident in the last three steps, has been removed.
  • the virtual bond pads are simply contact areas (compare 110 ) on the continuous shorting layer 410 .
  • FIG. 4E illustrates a final step in the process of mounting resilient contact structures to the substrate 402 .
  • the shorting layer 410 is removed at all location except under the overcoating 422 .
  • this can be accomplished by selective wet etching (i.e., by selecting the appropriate etchant).
  • the only “basic” requirement to implement selective etching, in this example, is that the material of the layer 410 is different from the material of the coating 422 , and that there is a reagent which will dissolve the one ( 1410 ) without dissolving the other ( 422 ). This is well within the purview of one having ordinary skill in the art to which the present invention most nearly pertains.
  • a distinct advantage of the process of the present invention is that a larger “virtual” contact area is created than otherwise existed (i.e., in the opening of the passivation layer).
  • the overcoat 422 firmly anchors the wire stem 420 to this virtual contact area, greatly increasing the base adhesion of the wire stem.
  • a die substrate may have square (or rectangular, or round) actual contact pads
  • the process of the present invention allows for the creation of virtual contact pads (openings in the resist 412 of any profile (e.g., rectangular, round, oval, etc.).
  • the center of the virtual contact pad can be offset from the center of the actual contact pad. This permits “staggering” the tips (distal ends) of the resilient contacts, a feature which would otherwise (if bonding directly to a linear array of actual contact pads) would require fashioning at least two different wire shapes or orientations.
  • this process of mounting resilient contact structures ( 430 ) to a substrate can be performed on a already-singulated die, or on dies (die sites) prior to their having been singulated from a semiconductor wafer.
  • the steps described hereinabove can also be performed on semiconductor dies which have not been singulated from a wafer. (See FIG. 5 , hereinbelow, for a discussion of mounting contact structures to dies prior to singulating the dies from the wafer.)
  • FIGS. 4F and 4G discussed immediately hereinbelow, describe a process similar to the process of FIGS. 4A-4E , but wherein contact structures are applied to dies prior to singulating the dies from a wafer.
  • FIG. 4F illustrates a post-finishing step wherein the resilient contact structures 430 have been mounted to a plurality of die sites 402 a and 402 b (two of many shown) on a semiconductor wafer.
  • a suitable scribing or kerfing tool 450 (such as a saw) is brought to bear on the wafer, between adjacent die sites, resulting in a plurality of singulated dies, each die having resilient contact structures mounted thereto.
  • FIG. 4G illustrates another, optional post-finishing step, which can be performed prior to or after (i.e., independently of) the post-finishing step shown in FIG. 4F .
  • a suitable hermetic (e.g., polymer) coating 460 is applied to the surface of the substrate, covering the entire surface as well as the proximal ends 430 a of the resilient contact structures 430 , as well as the edges of the substrate (as shown).
  • such coatings are an insulating material, and covering the distal end (tip) 430 b of the resilient contact structure 430 is to be avoided (as shown).
  • insulating material ( 1460 ) covering the tip 430 b of the resilient contact structure must be removed. Additionally, coating any more than an incidental (very small) portion of the length of the resilient contact structure with the insulating material ( 1460 ) is to be rigorously avoided, as the insulating material may alter the resilient (spring) characteristics of the contact structure 430 imparted thereto (largely) by the overcoat 422 .
  • This step represents an important feature of the invention in that semiconductor dies, especially the aluminum bond pads thereof, can hermetically be sealed from the environment (atmosphere). Such hermetic sealing of the die permits the use of less hermetic (and typically less expensive) packages to be used. For example, ceramic packages are very hermetic (moisture proof) and very expensive. Plastic packages are less hermetic, and less expensive. PCB-substrate type packages tend to be even less hermetic, and comparable in cost to plastic packages.
  • testing unsingulated dies at wafer-level required some sort of die selection techniques, whether electrical (e.g., die selection mechanism built into the wafer and/or dies) or mechanical (e.g., probes, flying wires, and the like), both of which tends to be complex and add a significant increment to the cost of production.
  • electrical e.g., die selection mechanism built into the wafer and/or dies
  • mechanical e.g., probes, flying wires, and the like
  • FIG. 5 illustrates a portion 502 of a semiconductor wafer, illustrating a plurality of die sites 504 a . . . 504 o defined by a grid of kerf (scribe) lines 506 .
  • Resilient contact structures 530 have been mounted to bond pads (not shown) on each of die sites 504 a . . . 504 d and 504 f . . . 504 o .
  • Resilient contact structures ( 530 ) are not mounted to the die site 504 e (which may have been determined, prior to mounting the resilient contact structures, to be defective). As shown in this figure, all of the resilient contact structures on a die site are “oriented” so no portion of the resilient contact structure occupies a position directly above a kerf line 506 .
  • the dies from the wafer After singulating the dies from the wafer, they can be coated (or encapsulated) with a suitable insulating material, leaving the tips of the resilient contact structures exposed for subsequent interconnect to a board or to a card.
  • dies are probed while on the wafer, then are diced from the wafer, then are mounted to a die attach pad on a leadframe, then are wirebonded to fingers of the leadframe, then the assembly of die and leadframe are inserted into a mold for encapsulation, and the resulting packaged die is removed from the mold, trimmed (e.g., of “flash”) and formed (e.g., the portions of the leadframe fingers extending from the package body are formed into suitable gull-wing configurations or the like.
  • trimmed e.g., of “flash”
  • formed e.g., the portions of the leadframe fingers extending from the package body are formed into suitable gull-wing configurations or the like.
  • dies are probed while on the wafer, resilient contact structures are mounted to the “good” (passed) dies, the dies are diced from the wafer, then the dies are coated or encapsulated.
  • probing dies in the manner described hereinabove be limited to dies having fewer than one hundred bond pads to be probed, such as memory devices. Nevertheless, probing dies at the wafer level (prior to singulation), especially for purposes of burn-in, is greatly facilitated by the disclosed process.
  • the resilient contact structures 530 on any are disposed on two sides of a die, and the resilient contact structures on any one side of the die are illustrated as all being shaped the same and oriented in the same direction. This establishes a “pitch”, or spacing between tips of adjacent resilient contact structures which, as is evident, will be the same as the pitch of the bond pads to which the resilient contact structures are mounted.
  • resilient contact structures suitable for connecting directly to a printed circuit board or the like, can be mounted directly to semiconductor (e.g., silicon) devices, to form a “chip size package”.
  • Such a device, with resilient contact structures mounted directly thereto is ready for test and burn-in, and ready for interconnecting to a card or a board, as discussed, for example, with respect to FIGS. 7A and 7B , in greater detail hereinbelow.
  • pin-out the term “pin-out” is typically used to describe the signal assignments of bond pads rather than their physical spacing.
  • This pin-out pitch tends to be relatively fine (small), as compared with pad spacing which can feasibly be achieved on printed circuit boards, which partially accounts for the general acceptance of using bond wires, lead frames, and the like, in the context of packaging dies, to amplify (spread) the pin-out pitch.
  • solder pads must be spaced far enough apart so that, in some cases, conductive traces can pass therebetween to effect “complex” interconnection schemes.
  • solder pad the larger the solder pad, the better, as it will “accept” more solder—making for a more reliable solder connection.
  • resilient contact structures having various shapes and orientations can be mounted to substrates (e.g., semiconductor dies), which is useful in increasing the effective pitch of the device pin-out.
  • contact structures extending beyond the perimeter of a die can be mounted to unsingulated dies on a wafer. This would require, for example, sawing the wafer from the opposite side, since such contact structures would overlie the kerf lines.
  • the overcoat material can be permitted to build up in areas of the electronic component which are not specifically intended for making interconnections.
  • the edges of the electronic component could be plated while plating wire stems mounted to the face of the electronic component.
  • the opposite side of the electronic component can be plated while plating the wire stems.
  • any area on the electronic component which is not masked will be plated.
  • the contact area (e.g., 110 ) where the wire stem is bonded to the electronic component is defined by an opening in photoresist, or the like.
  • FIG. 5A illustrates an embodiment of the invention wherein the orientation of contact structures is staggered to increase their effective density, and is similar to FIG. 24 of CASE-2.
  • the figure illustrates a semiconductor die 520 atop which a plurality of dissimilar contact structures have been mounted, according to the techniques set forth above.
  • a “first portion 522 of the contact structures are configured (shaped, bent) to have a relatively large offset (i.e., distal end from the proximal end).
  • a second portion 524 of the contact structures are configured (shaped, bent) to have a relatively small offset (i.e., distal end from the proximal end).
  • the spacing between the proximal ends of adjacent contact structures is “m”, and the spacing between the distal ends of adjacent contact structures is “n”, where n>m.
  • “m” is approximately five mils
  • “n” is five-to-ten mils.
  • straight contact structures 528 extending normal to the surface of the electronic component 520 can be formed on the electronic component.
  • These contact structures 528 are intended to function as alignment pins which will mate with corresponding alignment features (such as holes) on another electronic component such as a printed circuit board (PCB).
  • these alignment pins 528 are not resilient, but they may certainly be fabricated in the same process steps as the resilient contact structures 522 and 524 .
  • an encapsulant can be disposed on the surface of the substrate, encompassing the lower (as viewed) portions of the contact structures, mechanically reinforcing the attachment of the resilient contact structures to the surface of the substrate.
  • the staggering of the tips of the contact structures allows the designer to relax the “ground rules” (design rules) for a board to which the electronic component will be mounted, allowing for contact (soldering) pads disposed further from one another and/or larger individual soldering pads.
  • temporary connections can be made to the electronic component 520 via the contact structures ( 522 , 524 526 ), and subsequent permanent connections can be made to the electronic component 520 via the same contact structures ( 522 , 524 526 ), in the manner discussed hereinabove with respect to FIGS. 7A and 7B (described hereinbelow).
  • This facilitates wafer-level exercising (testing and burning-in) of un-singulated dies on a wafer, if desired, a feature which is particularly advantageous for semiconductor memory devices (but not limited thereto).
  • the contact structures 522 , 524 , 526 and 528 are gang-transferred to the wafer (or chip) 520 , in the manner set forth hereinabove.
  • the gang-transfer technique generally avoids the need to form a shorting layer (compare 126 ) on the electronic component, since the contact structures are fabricated “off-line” (i.e., on a sacrificial substrate).
  • a shorting layer has been described (see, e.g., conductive layer 310 in FIGS. 3A-3C ).
  • a shorting layer is useful when overcoating the wire stems by electroplating processes.
  • the use of a conductive sacrificial structure, to which all of the wire stems are connected, also facilitates electroplating, by similarly shorting out (electrically connecting together) a plurality of wire stems.
  • FIG. 6A illustrates a first step in a process, wherein a sacrificial structure 602 is used in connection with shaping and overcoating a plurality of wire stems 630 and 632 mounted (bonded) to a semiconductor die 612 .
  • the sacrificial structure 602 is formed as a cage-like structure, from a conductive (and readily removed, in a final step of the process) material, such as aluminum, and includes an outer ring 604 defining an area into which the die 612 is disposed, and a cross-bar 606 spanning from one side of the ring, 604 (as shown) to an opposite side (not visible in this cross-sectional perspective drawing) of the ring 604 . This results in their being openings 608 and 610 spanning from the one side of the ring to the opposite side of the ring, parallel to the cross-bar 606 (and to one another).
  • the sacrificial structure (cage) is positioned over the semiconductor die 612 , so that the openings 608 and 610 are aligned with respective parallel rows of bond pads on the die 612 , prior to mounting the wire stems 630 and 632 to the die 612 .
  • the wire stems in each row of bond pads along a respective side of the die extend alternately to the outer ring 604 and the inner cross-bar 606 , and are bonded to the sacrificial structure, such as by having their distal ends wedge-bonded thereto.
  • the sacrificial structure 602 shorts all of the wire stems together, and is readily connected to (not shown) for subsequent plating of the wire stems.
  • FIG. 6B shows a next step in the process, wherein the wire stems 630 and 632 are plated, in the manner described hereinabove, to function as resilient contact structures 640 and 642 , respectively.
  • the distal ends of the resilient contact structures can be severed (cut) from the sacrificial structure, or (ii) the sacrificial structure can be dissolved (e.g., etched) away without severing the tips of the resilient contact structure.
  • FIG. 6C shows the first possibility, wherein the sacrificial structure ( 602 ) has been dissolved away, leaving the die 612 with the resilient contact structures 640 and 642 mounted thereto.
  • the resilient contact structures 640 and 642 are shaped so that an intermediate portion 640 c and 642 c of the contact structures 640 and 642 , respectively, make contact (as indicated by the arrows labelled “C”) to another component (not shown).
  • the effective pitch of the contact structures can be larger than the pin-out pitch of the die.
  • FIG. 5A Vis-a-vis the interior-pointing contact structures 640 , there is a gap between their tips 640 b and the surface of the die, in a manner akin to the embodiment shown and described with respect to FIGS. 8A-8C of the PARENT CASE, which allows for deflection of the resilient contact structure without its tip contacting the surface of the semiconductor die.
  • Vis-a-vis the exterior-pointing contact structures 642 their tips 642 b are off the edge of the die 612 , presenting no such apparent problem (i.e., the tip of the contact structure touching the surface of the die, in response to contact forces).
  • the die 612 is shown with a passivation layer 614 on its top (as viewed) surface, in the manner described hereinabove.
  • FIG. 6D illustrates an alternate sequence of events, wherein the sacrificial structure 602 is removed prior to overcoating the wire stems 630 and 632 .
  • the first step, described with respect to FIG. 6A would remain the same, and a resulting structure would be as illustrated in FIG. 6C .
  • the technique described hereinabove with respect to FIGS. 6A-6C can be performed at wafer-level, simply by providing a thinner sacrificial structure ( 602 ) which simply sits atop the wafer (rather than extending below the side edges of individual dies, as illustrated in FIGS. 6A-6C ).
  • the electronic component ( 612 ) is “freed” from the sacrificial structure ( 602 ) simply by cutting the contact structures (e.g., of FIG. 6B ) or the wire stems (e.g., of FIG. 6D ).
  • a general advantage of using a sacrificial structure is that no electronic flame-off is required, which otherwise would subject the electronic component ( 612 ) to extremely high and potentially-damaging voltages (e.g., 2000 volts).
  • the contact structures can stabilized, such as with a hard wax material (or with a suitable casting material, such as thermally-meltable, solution-soluble polymer), and subjected to grinding (polishing) in a plane parallel to the plane of the electronic component, which will result in the contact portion (e.g., 642 c ) becoming the free end of the contact structure (e.g., by polishing completely through the contact structure or wire stem).
  • a hard wax material or with a suitable casting material, such as thermally-meltable, solution-soluble polymer
  • An important feature of the present invention is that by mounting resilient contact structures (composite interconnection elements) directly to bond pads on semiconductor dies, prior to their being singulated (separated) from a wafer, the same resilient contact structures can be used to exercise (test and/or burn-in) the semiconductor devices and to package the semiconductor devices (after they have been singulated).
  • FIG. 7A illustrates a plurality (two of many shown) of semiconductor devices (dies) 702 and 704 prior to singulating the devices from a semiconductor wafer.
  • a boundary between the two devices is indicated by the notch 706 .
  • the notch may or may not actually exist, and represents the position of a kerf (line) where the wafer will be sawed to singulate the devices.
  • a plurality (two of many shown, on each device 702 and 704 , respectively) of resilient contact structures 708 (compare 430 ) are directly mounted to the devices 702 and 704 , respectively, in the manner described hereinabove, for example, with respect to FIGS. 3A-3C and 4 A- 4 G.
  • a test board 710 having a plurality (four of many shown) of contact pads (terminals) 712 is brought to bear against the wafer, or vice-versa, so that each of the contact pads effects a pressure connection with a corresponding one of the resilient contact structures.
  • a technique is provided for performing “socketless” test and burn-in of unsingulated semiconductor devices.
  • the test card 710 can be as straightforward (e.g., readily and inexpensively manufactured) printed circuit board (PCB) having a plurality of pads 712 disposed on its top (as viewed) surface.
  • PCB printed circuit board
  • the wafer (devices 702 , 704 and additional devices) are aligned with the card 710 , using any suitable alignment means (such as locating pins, not shown) so that each resilient contact structure 708 bears upon a corresponding pad 712 .
  • This effects a resilient, “temporary” connection between the card 710 and the electronic components 702 and 704 .
  • the card 710 may be provided with edge connectors or the like (not shown) and optionally with built-in test circuitry (not shown), so that test and burn-in of the component is readily performed.
  • the resilient contact structures 708 each stand on their own (disassociated from one another), and can be fabricated to extend to a significant distance from the surface of the die ( 702 , 704 ). This is important, in that it provides an appreciable “dead space” both between the resilient contact structures and between the opposing surfaces of the die (e.g., 702 ) and the test card 710 .
  • This dead space 714 is exemplified by and is illustrated in dashed lines between the opposing surfaces of the die 702 and the test card 710 .
  • Such decoupling capacitors can be mounted to either the semiconductor die ( 702 ) or to the test card.
  • FIG. 7B illustrates that the same resilient contact structures 708 that were used for socketless test and burn-in of the unsingulated semiconductor devices (e.g., 702 ) can subsequently advantageously be employed, without modification, to effect a “permanent”, connection between the electronic component 702 and an interconnection substrate (system board) 720 , or the like.
  • the substrate 720 is provided with a plurality of contact pads 722 aligned, on a one-for-one basis, with the tips of the resilient contact structures 708 on the component 702 .
  • a permanent connection between component 702 and the substrate 720 can be accomplished (i) by applying “permanent” pressure to the component 702 , via spring clips and the like (not shown), to bias the component against the substrate, or (ii) by soldering the component 702 to the substrate 720 .
  • the resilient contact structures 708 are soldered to the pads 722 on the substrate 720 .
  • the reflowed solder is illustrated in FIG. 7B as solder fillets 724 .
  • the inventive technique of using the same resilient contact structures ( 728 ) for making both temporary and permanent connections to an electronic component is especially beneficial in the context of resilient contact structures mounted to active semiconductor devices (i.e., bare, unpackaged dies).
  • FIGS. 7A and 7B Another benefit of the inventive technique shown and described with respect to FIGS. 7A and 7B is that for both the test card ( 710 ) and the wiring substrate ( 720 ), the layout of terminals ( 712 , 722 ) is essentially the same, “mirroring” the layout of the bond pads (i.e., the resilient contact structures 708 ) on the semiconductor die.
  • tip structures such as the tip structures 820 described hereinbelow, can be mounted to the tips of the resilient contact structures 708 , including prior to excising the unsingulated semiconductor dies 702 and 704 .
  • FIG. 7C illustrates an exemplary path 740 that a semiconductor device follows from its fabrication on a semiconductor wafer to final assembly (packaging), according to the prior art.
  • WAFER FAB a plurality of semiconductor devices are fabricated on a semiconductor wafer.
  • WAFER PROBE/MAP the semiconductor devices on the wafer are probed, and a “map” is created to indicate which semiconductor devices have successfully been fabricated, and which semiconductor devices have failed to be successfully fabricated.
  • WAFER SAW the wafer is sawed to singulate the semiconductor devices, and the good dies are set aside for packaging and further testing.
  • the steps 744 and 746 offset by dashed lines, comprise the wafer processing phase of the overall process flow.
  • the successfully fabricated dies are packaged, such as by attaching (“DIE ATTACH”; step 748 ) the dies to a paddle of a leadframe, wirebonding (“WIRE BOND”; step 750 ) bond pads on the dies to leadframe fingers, overmolding (“OVERMOLD”; step 752 ) the die and leadframe (e.g., with plastic molding compound), optionally solder plating (“SOLDER PLATE”; step 754 ) external (to the package body) exposed portions of the leadframe fingers, trimming (“dejunking”) excess molding compound (“flash”) and forming (e.g., gullwings, J-leads) the external portions of the leadframe fingers (“TRIM & FORM”; step 756 ), placing the packaged dies in a tray pack (“TRAY PACK”; step 758 ) which can withstand the relatively high temperatures of a burn-in furnace, performing burn-in (“BURN-IN”; step 760 ), and further testing (“SPEED SORT”;
  • steps 744 . . . 762 are illustrative of a chip packaging phase of the overall process flow.
  • a final step (“SMT CARD ASSEMBLY”; step 764 ) the packaged, sorted semiconductor device is mounted (such as by surface mount (SMT) to a wiring substrate (card).
  • SMT CARD ASSEMBLY surface mount
  • step 764 the packaged, sorted semiconductor device is mounted (such as by surface mount (SMT) to a wiring substrate (card).
  • SMT CARD ASSEMBLY surface mount
  • the process of burning-in a semiconductor device involves powering up the device at an elevated temperature.
  • the materials of the package e.g., plastic
  • a common burn-in regime involves heating the packaged semiconductor device to a temperature of 125° C. for a period of 168 hours.
  • a benefit of the present invention is that semiconductor devices can be burned in at temperatures greater than 125° C., such as at 150° C. and equivalent results will accrue in a much shorter amount of time, such as in 3 minutes (versus 168 hours).
  • FIG. 7D illustrates an exemplary path 780 that a semiconductor device follows from its fabrication on a semiconductor wafer to final assembly (packaging), according to the present invention.
  • step 782 (“WAFER FAB”; compare 742 )
  • a plurality of semiconductor devices are fabricated on a semiconductor wafer.
  • a next step 784 (“WAFER PROBE/MAP”; compare 744 ) the semiconductor devices on the wafer may be probed, and a “map” created to identify which semiconductor devices have successfully been fabricated, and which semiconductor devices have failed to be successfully fabricated. (As discussed hereinbelow, this step 784 could be omitted, or performed later in the process flow.)
  • a next step 786 (“SPUTTER/RESIST/PAD PLATE”), the wafer is processed, for example by sputtering a blanket conductive layer, applying and patterning a masking material such as photoresist, performing pad (terminal) plating, and the like, as described hereinabove, in preparation for mounting resilient contacts thereto (see FIGS. 3A-3C ).
  • the step 784 could be performed after the step 786 .
  • a next step 788 (“SPRING ATTACH)”, the aforementioned core portions (compare 112 ; 122 , 132 , 142 , 152 , 216 , 320 ; also referred to as “wire stems”) of the resilient contact structures (composite interconnection elements) are attached to the pads (terminals). This may be done on only those dies that have passed the initial wafer probing (step 784 ). Alternatively, even those dies that failed in initial wafer probing (step 784 ) can have core portions attached thereto, to uniformize subsequent overcoating (step 790 , described hereinafter).
  • a next step 790 (“SPRING DEPOSIT/STRIP”), the overcoat material is applied over the cores, and the masking material (photoresist) and portions of the blanket conductive layer underlying the masking material are removed (see FIGS. 3A-3C )
  • the step 784 could be performed after the step 786 .
  • a step 792 (“HOT CHUCK BURN-IN”), the unpackaged semiconductor devices are burned-in. Power is provided to the unsingulated semiconductor devices by making pressure connections to the resilient contact structures (composite interconnection elements) mounted to the unsingulated semiconductor devices.
  • the burn-in step 792 is performed at a temperature of at least 150° C. Since the semiconductor device is not yet packaged, and since the composite interconnection elements mounted to the semiconductor devices are entirely metallic, at this stage of the process, it is possible to subject the semiconductor device to temperatures that would otherwise be destructive of packaged semiconductor devices (compare step 760 ) which include materials which cannot sustain such elevated temperatures. Burn-in can be performed upon all of the wafer-resident (un-singulated) semiconductor devices, or upon selected portions of the wafer-resident semiconductor devices.
  • unpackaged semiconductor devices can be burned in at temperatures greater than 125° C., such as at least 150° C. (including at least 175° C. and at least 200° C.) and satisfactory results will be obtained in a matter of several (e.g., 3) minutes, rather than several (e.g., 168) hours.
  • 125° C. such as at least 150° C. (including at least 175° C. and at least 200° C.)
  • satisfactory results will be obtained in a matter of several (e.g., 3) minutes, rather than several (e.g., 168) hours.
  • the quicker that burn-in can be performed the shorter the overall process time will be and commensurate cost savings will accrue.
  • the use of higher burn-in temperatures is facilitated by the fact that the composite interconnection elements of the present invention are metallic structures.
  • satisfactory burn-in can be performed in less, than 60 minutes, including less than 30 minutes and less than 10 minutes.
  • a step 794 (“SPEED SORT”; compare 762 ), the unpackaged semiconductor devices are tested to sort the devices according to prescribed criteria (e.g., performance specifications). This can be performed on one unsingulated die at a time (testing a plurality of unsingulated dies in sequence), or can be performed on more than one die at a time.
  • feedback can be provided (e.g., yield problems reported) to the wafer fab 782 . If high yield is observed in this step 796 , it may be desired to omit the probing step 784 entirely.
  • step 796 (“WAFER SAW”; compare 746 ), the semiconductor devices are singulated (separated) from the wafer.
  • steps 784 . . . 796 are illustrative of a chip packaging phase of the overall process flow (methodology) of the present invention.
  • a final step 798 (“SMT CARD ASSEMBLY”; compare step 764 ), the unpackaged, sorted semiconductor device is finally assembled, such as by surface mount (SMT) to a wiring substrate (card).
  • SMT surface mount
  • FIGS. 2D-2F disclose a technique for fabricating tip structures ( 258 ) on a sacrificial substrate ( 254 ), and fabricating composite interconnection elements 264 on the tip structures ( 258 ) for subsequent mounting to terminals of an electronic component.
  • FIG. 8A illustrates an alternate technique 800 for fabricating composite interconnection elements having pre-fabricated tip structures brazed (e.g.) thereto, and is particularly useful in the context of resilient contact structures residing on semiconductor devices.
  • a silicon substrate (wafer) 802 having a top (as viewed) surface is used as the sacrificial substrate.
  • a layer 806 of aluminum is deposited (e.g., by sputtering) atop the titanium layer 804 , and has a thickness of approximately 10,000 ⁇ .
  • the titanium layer 804 is optional and serves as an adhesion layer for the aluminum layer 806 .
  • a layer 808 of copper is deposited (e.g., by sputtering) atop the aluminum layer 806 , and has a thickness of approximately 5,000 ⁇ .
  • a layer 810 of masking material e.g., photoresist
  • the masking layer 810 is processed in any suitable manner to have a plurality (three of many shown) of holes 812 extending through the photoresist layer 810 to the underlying copper layer 808 .
  • each hole 812 may be 6 mils in diameter, and the holes 812 may be arranged at a pitch (center-to-center) of 10 mils.
  • the sacrificial substrate 802 has, in this manner, been prepared for fabricating a plurality of multi-layer contact tips within the holes 812 , as follows:
  • a layer 814 of nickel is deposited, such as by plating, onto the copper layer 808 , and has a thickness of approximately 1.0-1.5 mils.
  • a thin layer (not shown) of a noble metal such as rhodium can be deposited onto the copper layer prior to depositing the nickel.
  • a layer 816 of gold is deposited, such as by plating, onto the nickel 814 .
  • the multi-layer structure of nickel and aluminum (and, optionally, rhodium) will serve as a fabricated tip structure ( 820 , as shown in FIG. 8B ).
  • the photoresist 810 is stripped away (using any suitable solvent), leaving a plurality of fabricated tip structures 820 sitting atop the copper layer 808 .
  • the copper ( 808 ) is subjected to a quick etch process, thereby exposing the aluminum layer 806 .
  • aluminum is useful in subsequent steps since it is substantially non-wettable with respect to solder and braze materials.
  • ersatz tip structures 822 may be fabricated in the same process steps employed to fabricate the tip structures 820 .
  • These ersatz tip structures 822 will serve to uniformize the aforementioned plating steps in a manner that is well known and understood, by reducing abrupt gradients (non-uniformities) from manifesting themselves across the surface being plated.
  • Such structures ( 822 ) are known in the field of plating as “robbers”.
  • solder or brazing paste (“joining material”) 824 is deposited onto the top (as viewed) surfaces of the tip structures 820 . (There is no need to deposit the paste onto the tops of the ersatz tip structures 822 ). This is implemented in any suitable manner, such as with a stainless steel screen or stencil.
  • a typical paste (joining material) 824 would contain gold-tin alloy (in a flux matrix) exhibiting, for example, 1 mil spheres (balls).
  • the tip structures 820 are now ready to be mounted (e.g., brazed) to ends (tips) of resilient contact structures, preferably the composite interconnect elements of the present invention. However, it is preferred that the composite interconnect elements first be specially “prepared” to receive the tip structures 820 .
  • FIG. 8C illustrates a technique 850 for preparing one 830 of a plurality of unsingulated semiconductor devices with a plurality (two of many shown) of composite interconnection elements 832 (compare 324 ) in anticipation of tip structures ( 820 ) being mounted to the ends of the composite interconnection elements 832 .
  • the composite interconnections elements 832 are shown in full (rather than in cross section).
  • the composite interconnection elements 832 are multilayer (compare FIG. 2A ) and have a gold (wire) core overcoated with a layer (not shown) of copper and further overcoated with a layer (not shown) of nickel (preferably a nickel-cobalt alloy having proportions 90:10 of Ni:Co), and further overcoated with a layer (not shown) of copper.
  • nickel preferably a nickel-cobalt alloy having proportions 90:10 of Ni:Co
  • the nickel layer be deposited to only a substantial portion (e.g., 80%) of its desired final thickness, the remaining small portion (e.g., 20%) of the nickel thickness being deposited in a subsequent step, described hereinbelow.
  • the semiconductor die 830 is provided with a plurality (two of many shown) of pillar-like structures 834 extending from its top (as viewed) surface which, as will be evident, will function as polishing “stops”. It is not necessary to have a large number of these polishing stops.
  • the semiconductor device(s) 830 are then “cast” with a suitable casting material 836 , such as thermally-meltable, solution-soluble polymer, which serves to support the composite interconnection elements 832 extending from the top surface of the semiconductor device(s).
  • a suitable casting material 836 such as thermally-meltable, solution-soluble polymer, which serves to support the composite interconnection elements 832 extending from the top surface of the semiconductor device(s).
  • the top (as viewed) surface of the overmolded semiconductor device(s) is then subjected to polishing, such as with a polishing wheel 838 which is urged down (as viewed) onto the top surface of the casting material.
  • the aforementioned polishing stops 834 determine the final position of the polishing wheel, as indicated by the dashed line labelled “P”. In this manner, the tips (top ends, as viewed) of the composite interconnection elements 832 are polished to be substantially perfectly coplanar with one another.
  • tops of the resilient contact structures are coplanar, to ensure that reliable pressure connections are made with either a test card (e.g., 710 ) or with a wiring substrate ( 720 ).
  • a test card e.g., 710
  • a wiring substrate 720
  • the casting material 836 is removed with a suitable solvent.
  • the polishing stops 834 will be removed at this time.
  • Casting materials are well known, as are their solvents. It is within the scope of this invention that casting materials such as wax, which can simply be melted away, can be used to support the interconnection elements ( 832 ) for polishing.
  • the semiconductor device(s) has (have), in this manner, been prepared to receive the aforementioned tip structures ( 820 ).
  • a beneficial side effect of the polishing operation is that the material overcoating the gold wire stem (core) of the composite interconnection element 832 will be removed at the tip, leaving the gold core exposed. Inasmuch as it is desired to braze tip structures ( 820 ) to the tips of the composite interconnection elements, having exposed gold material to braze to is desireable.
  • the composite interconnection elements for receiving the tip structures by first performing one additional plating step—namely, nickel plating the composite interconnection elements 832 to provide the composite interconnection elements with the aforementioned remaining small portion (e.g., 20%) of their desired, overall nickel thickness.
  • the prepared substrate shown in FIG. 8B is now brought to bear upon the prepared semiconductor device(s).
  • the tip structures 820 are aligned with the tips of the composite interconnection elements 832 , using standard flip-chip techniques (e.g., split prism), and the assembly is passed through a brazing furnace to reflow the joining material 824 , thereby joining (e.g., brazing) the prefabricated tip structures 820 to the ends of the contact structures 832 .
  • this technique can be used to join (e.g., braze) pre-fabricated tip structures to ends of non-resilient contact structures, resilient contact structures, composite interconnection elements, and the like.
  • the exposed aluminum layer ( 806 ) being non-wettable, prevents solder (i.e., braze) from flowing between the tip structures 820 , i.e., prevents solder bridges from forming between adjacent tip structures.
  • the aluminum layer also serves as a release layer. Using a suitable etchant, the aluminum is preferentially (to the other materials of the assembly) etched away, and the silicon substrate 802 simply “pops” off, resulting in a semiconductor device having composite interconnection elements each having a prefabricated tip structure, as illustrated in FIG. 8E .
  • the joining material 824 has reflowed as “fillets” on end portions of the interconnection elements 832 .
  • the residual copper ( 808 ) is etched away, leaving the tip structure 820 with nickel (or rhodium, as discussed hereinabove) exposed for making contact to terminals of another electronic component (e.g., 710 or 720 ).
  • composite interconnection elements (such as 832 ) can first be fabricated on the tip structures themselves, in the “spirit” of the technique described with respect to FIGS. 2D-2F , utilizing the tip structure metallurgy described with respect to FIG. 8A , and subsequently mounted to the semiconductor device(s).
  • brazing (soldering) paste 824 is omitted, and in its stead, a layer of eutectic material (e.g., gold-tin) is plated onto the resilient contact structures prior to mounting the contact tips ( 820 ) thereto.
  • eutectic material e.g., gold-tin
  • any of the techniques described hereinabove for forming contact tips at the ends of resilient contact structures is particularly useful in the context of making pressure connections via the intermediary of a z-axis conducting adhesive.
  • the use of such adhesives is becoming common, for example, in mounting active devices to liquid crystal display (LCD) panels.
  • the distal end (tip) of the contact structure can be provided with a topological contact pad, or the like. It is, for example, within the scope of this invention that the tips of the contact structures can be provided with flat tabs (pressure plates). In this manner, interconnections to external components are readily made (without soldering or the like), especially to fragile external components, through the intermediary of what is termed “z-axis conducting adhesive”, which is a known material having conductive (e.g., gold) particles disposed therein and which becomes conductive under compression.
  • FIG. 8F illustrates an overcoated wire stem 862 , the distal end (tip) of which is provided with a flat tab (pad) 864 , in a manner similar to the technique described hereinabove with respect to FIG. 2E or 8 A- 8 B.
  • An electrical interconnection is effected from the contact structure 862 to an external electronic component 866 by means of a z-axis conducting adhesive 868 having conductive particles 870 suspended throughout.
  • a z-axis conducting adhesive 868 having conductive particles 870 suspended throughout.
  • electrical contact between a contact structure mounted to a first electronic component can be made by a central portion of the wire stem which has been overcoated, rather than with the overcoat material.
  • FIG. 9A illustrates a wire stem 902 having a one end 902 a bonded to a substrate 908 (e.g., a semiconductor device) and another end 902 b bonded to the substrate 908 .
  • the ends 902 a and 902 b are both bonded to the same contact area 910 (e.g., bond pad) on the substrate 908 .
  • FIG. 9B illustrates a next step, wherein a middle section of the wire stem is masked, such as with photoresist 912 , to prevent subsequent overcoating (e.g., plating) of the masked portion of the wire stem.
  • a middle section of the wire stem is masked, such as with photoresist 912 , to prevent subsequent overcoating (e.g., plating) of the masked portion of the wire stem.
  • FIG. 9C illustrates a next step, wherein the masked wire stem is overcoated with at least one layer of a material 920 , such as nickel.
  • FIG. 9D illustrates a next step, wherein the masking material 912 is removed. This leaves the central portion 902 c of the wire stem exposed, for making contact to another electronic component.
  • gold is a good choice for the wire stem ( 902 ), due to its superior electrical contact properties, and it is not important that the overcoat material 920 be electrically conductive (only that it establish the spring qualities of the resulting contact structure).
  • a wire e.g., gold wire
  • a contact area on an electronic component shaped (including straight), and severed to be free-standing.
  • one end of the resulting wire stem is attached to the electronic component, and the other (free) end of the wire stem is available for making contact to another electronic component.
  • this requires individually forming each free-standing wire stem by repeating the steps of bonding and severing, for each wire stem.
  • a plurality of (multiple) free-standing wire stems may be formed with a plurality of bonding steps and a single severing step.
  • the ends 902 a and 902 b of the wire stem 902 may be bonded to the same contact area ( 910 ), or to two distinct contact areas ( 110 , 110 , not shown) on the substrate 908 .
  • a gold wire stem ( 902 ) is first overcoated with a thin layer of tin, which will ultimately form a gold-tin eutectic, which is particularly useful for subsequent brazing operations.
  • the contact structure is heated to a sufficient temperature which will reflow the eutectic wire stem, and cause the exposed “bridge” (bight) 902 c between the two “legs” of the contact structure to “collapse”, resulting in two free-standing contact structures 930 and 932 , as shown in FIG. 9E , each having eutectic tips (compare FIG. 49B of the PARENT CASE)—the tips (distal ends) being suitable for making contact to another electronic component.
  • this principle could be applied to a sequence of loops, such as are shown in FIG. 24C of the PARENT CASE, to form multiple free-standing contact structures, without requiring severing (e.g., electronic flame off) the free ends of each of the wire stems.
  • a plurality of single bond wires can be looped between two electronic components then severed, to form a double-plurality of free-standing wire stems (or overcoated wire stems).
  • a single wire stem 942 has first end 942 a mounted to a first electronic component 944 and a second end 942 b mounted to a second electronic component. Attention is directed to FIG. 5 to illustrate the point that the two electronic components 944 and 946 may be adjacent unsingulated semiconductor dies on a semiconductor wafer.
  • FIG. 9F where a wire stem (core) bridges two adjacent electronic components (e.g., semiconductor dies) is illustrative of an exception to the “rule” that an interconnection element mounted to an unsingulated semiconductor die should not overhang an edge of the semiconductor die to which it is attached (mounted).
  • contact structures mounted to unsingulated semiconductor dies do not extend over the edges of the dies—an area between two adjacent dies being a kerf area whereat a saw (or the like) will perform the operation of singulating (dicing) the dies.
  • the “bridge” portion of the wire stem 942 may simply be sawed in the same operation as singulating the dies, with a kerfing saw 950 . Compare FIG. 4F .
  • the concept of making multiple free-standing contact structures without severing can also be done with simple wirebond loops extending from a one terminal to another terminal, or from a terminal on a one die to a terminal on another die (compare FIG. 5 ). Additionally, a sequence of loops, can be dealt with in this manner, leaving behind a large number of free-standing wire stems, each mounted to a distinct terminal on the electronic component.
  • wire stems shown in FIG. 6B can have their topmost portions removed in any suitable manner, which will separate the frame from the die(s). Rather than (e.g., dissolving the frame.
  • loops may be formed (typically from terminal to terminal), and their bight portions removed in any suitable manner to result in two free-standing wire stems per loop.
  • the loops can be encapsulated in a material such as wax, and polished to separate the legs from one another. This can be done before overcoating, or after overcoating. If done after overcoating, the wire stem will be exposed, and the benefits of having an eutectic wire stem can readily be realized.
  • FIG. 10A illustrates a plurality (two of many shown) of loops 1002 and 1004 formed between terminals 1006 , 1008 , 1010 and 1012 on a surface of an electronic component 1014 .
  • FIG. 10B shows the loops 1002 and 1004 encapsulated (e.g., potted) in a sacrificial material 1020 (compare 836 ), such as hard wax.
  • a grinding (polishing) tool 1022 (compare 838 ) is brought to bear down upon the potted loops, grinding through the potting material 1020 and through the bight portions of the loops 1002 and 1004 , until the loops are severed.
  • each loop is two, free-standing wire stems (not illustrated). It is within the scope of this invention that the wire stems (loops) are overcoated either before potting, or after grinding (and removing the potting material). If the wire stems are overcoated prior to potting, the wire stems would be exposed to form braze-able tips.
  • loop wire stems extend from a terminal on a one electronic component to a terminal on another electronic component (rather than the two terminals being on the same electronic component, as illustrated).
  • FIGS. 10C and 10D illustrate another technique for making free-standing wire stems, without electronic flame off, from loops, according to the present invention.
  • a wire stem 1052 extending from a terminal 1062 on an electronic component 1058 is formed into a loop and bonded back onto the terminal (or onto another terminal on the electronic component, or onto another terminal on another electronic component).
  • a substantial portion of one “branch” (leg) of the loop is covered with a masking material 1054 , such as photoresist.
  • the loop is then overcoated with a material 1058 , and the photoresist is removed, at which point the previously-masked branch of the loop can also be removed, resulting in a free-standing overcoated wire stem, as illustrated in FIG. 10D .
  • a masking material e.g., photoresist
  • alternate techniques including directing a suitable collimated light beam (e.g., from an excimer laser) at portions of the masking material (e.g., blanket hardened photoresist) sought to be removed, thereby ablating these portions of the masking material, or directly (without the use of a mask) hardening portions of the masking material with a suitable collimated light beam then chemically washing off the non-hardened masking material.
  • multiple unsingulated semiconductor dies can be exercised (tested and/or burned-in) while resident on a semiconductor wafer, and determinations can be made of which dies are “good”, which pairs (or other multiples) of dies are “good”, and bins arranged (in the automated processing line) to sort these different categories of dies upon their singulation from the wafer.
  • the composite interconnection elements of the present invention are but an example of suitable resilient contact structures that can be mounted directly to terminals of a semiconductor device. Instrumentalities such as are disclosed in the aforementioned U.S. Pat. No. 5,414,298 fail in this regard.
  • the inventive technique of overcoating a generally non-resilient (albeit easily shaped) core (wire, ribbon, etc.) and overcoating with a springable (e.g., relatively high yield strength) material is distinctive in that the overcoat serves a dual purpose: (1) it, for the most part, determines the physical properties of the resulting contact structure (composite interconnection element), and (2) it securely anchors the composite interconnection element to the terminal of the electronic component.

Abstract

Resilient contact structures are mounted directly to bond pads on semiconductor dies, prior to the dies being singulated (separated) from a semiconductor wafer. This enables the semiconductor dies to be exercised (e.g., tested and/or burned-in) by connecting to the semiconductor dies with a circuit board or the like having a plurality of terminals disposed on a surface thereof. Subsequently, the semiconductor dies may be singulated from the semiconductor wafer, whereupon the same resilient contact structures can be used to effect interconnections between the semiconductor dies and other electronic components (such as wiring substrates, semiconductor packages, etc.). Using the all-metallic composite interconnection elements of the present invention as the resilient contact structures, burn-in can be performed at temperatures of at least 150° C., and can be completed in less than 60 minutes.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This patent application is a continuation-in-part of commonly-owned, copending U.S. patent application Ser. No. 08/452,255 (hereinafter “PARENT CASE”), filed May 26, 1995 (status: pending), which is a continuation-in-part of commonly-owned, copending U.S. patent application Ser. No. 08/340,144 filed Nov. 15, 1994 (status: pending) and its counterpart PCT patent application number PCT/US94/13373 filed Nov. 16, 1994 (published 26 May 95 as WO 95/14314), both of which are continuations-in-part of commonly-owned, copending U.S. patent application Ser. No. 08/152,812, filed Nov. 16, 1993 (status: pending/allowed).
  • This patent application is also a continuation-in-part of commonly-owned, copending U.S. patent application Ser. No. 08/526,246, filed Sep. 21, 1995 (status: pending), and of commonly-owned, copending U.S. patent application Ser. No. 08/533,584, filed Oct. 18, 1995 (status: pending), and of commonly-owned, copending U.S. Patent Application No. (docket 94-553-US), filed Nov. 9, 1995.
  • TECHNICAL FIELD OF THE INVENTION
  • The invention relates to making temporary, pressure connections between electronic components and, more particularly, to techniques for “exercising” (performing test and burn-in procedures upon) semiconductor devices prior to their packaging, preferably prior to the individual semiconductor devices being singulated (separated) from a semiconductor wafer.
  • BACKGROUND OF THE INVENTION
  • Individual semiconductor (integrated circuit) devices (dies) are typically produced by creating several identical devices on a semiconductor wafer, using know techniques of photolithography, deposition, and the like. Generally, these processes are intended to create a plurality of fully-functional integrated circuit devices, prior to singulating (severing) the individual dies from the semiconductor wafer. In practice, however, certain physical defects in the wafer itself and certain defects in the processing of the wafer inevitably lead to some of the dies being “good” (fully-functional) and some of the dies being “bad” (non-functional). It is generally desirable to be able to identify which of the plurality of dies on a wafer are good dies prior to their packaging, and preferably prior to their being singulated from the wafer. To this end, a wafer “tester” or “prober” may advantageously be employed to make a plurality of discrete pressure connections to a like plurality of discrete connection pads (bond pads) on the dies, and provide signals (including power) to the dies. In this manner, the semiconductor dies can be exercised (tested and burned in), prior to singulating the dies from the wafer. A conventional component of a wafer tester is a “probe card” to which a plurality of probe elements are connected—tips of the probe elements effecting the pressure connections to the respective bond pads of the semiconductor dies.
  • Certain difficulties are inherent in any technique for probing semiconductor dies. For example, modern integrated circuits include many thousands of transistor elements requiring many hundreds of bond pads disposed in close proximity to one another (e.g., 5 mils center-to-center). Moreover, the layout of the bond pads need not be limited to single rows of bond pads disposed close to the peripheral edges of the die (See, e.g., U.S. Pat. No. 5,453,583).
  • To effect reliable pressure connections between the probe elements and the semiconductor die one must be concerned with several parameters including, but not limited to: alignment, probe force, overdrive, contact force, balanced contact force, scrub, contact resistance, and planarization. A general discussion of these parameters may be found in U.S. Pat. No. 4,837,622, entitled HIGH DENSITY PROBE CARD, incorporated by reference herein, which discloses a high density epoxy ring probe card including a unitary printed circuit board having a central opening adapted to receive a preformed epoxy ring array of probe elements.
  • Generally, prior art probe card assemblies include a plurality of tungsten needles extending as cantilevers from a surface of a probe card. The tungsten needles may be mounted in any suitable manner to the probe card, such as by the intermediary of an epoxy ring, as discussed hereinabove. Generally, in any case, the needles are wired to terminals of the probe card through the intermediary of a separate and distinct wire connecting the needles to the terminals of the probe card.
  • Probe cards are typically formed as circular rings, with hundreds of probe elements (needles) extending from an inner periphery of the ring (and wired to terminals of the probe card). Circuit modules, and conductive traces (lines) of preferably equal length, are associated with each of the probe elements. This ring-shape layout makes it difficult, and in some cases impossible, to probe a plurality of unsingulated semiconductor dies (multiple sites) on a wafer, especially when the bond pads of each semiconductor die are arranged in other than two linear arrays along two opposite edges of the semiconductor die.
  • Wafer testers may alternately employ a probe membrane having a central contact bump area, as is discussed in U.S. Pat. No. 5,422,574, entitled LARGE SCALE PROTRUSION MEMBRANE FOR SEMICONDUCTOR DEVICES UNDER TEST WITH VERY HIGH PIN COUNTS, incorporated by reference herein. As noted in this patent, “A test system typically comprises a test controller for executing and controlling a series of test programs, a wafer dispensing system for mechanically handling and positioning wafers in preparation for testing and a probe card for maintaining an accurate mechanical contact with the device-under-test (DUT).” (column 1, lines 41-46).
  • Additional references, incorporated by reference herein, as indicative of the state of the art in testing semiconductor devices, include U.S. Pat. No. 5,442,282 (TESTING AND EXERCISING INDIVIDUAL UNSINGULATED DIES ON A WAFER); U.S. Pat. No. 5,382,898 (HIGH DENSITY PROBE CARD FOR TESTING ELECTRICAL CIRCUITS); U.S. Pat. No. 5,378,982 TEST PROBE FOR PANEL HAVING AN OVERLYING PROTECTIVE MEMBER ADJACENT PANEL CONTACTS); U.S. Pat. No. 5,339,027 (RIGID-FLEX CIRCUITS WITH RAISED FEATURES AS IC TEST PROBES); U.S. Pat. No. 5,180,977 (MEMBRANE PROBE CONTACT BUMP COMPLIANCY SYSTEM); U.S. Pat. No. 5,066,907 (PROBE SYSTEM FOR DEVICE AND CIRCUIT TESTING); U.S. Pat. No. 4,757,256 (HIGH DENSITY PROBE CARD); U.S. Pat. No. 4,161,692 (PROBE DEVICE FOR INTEGRATED CIRCUIT WAFERS); and U.S. Pat. No. 3,990,689 (ADJUSTABLE HOLDER ASSEMBLY FOR POSITIONING A VACUUM CHUCK).
  • Generally, interconnections between electronic components can be classified into the two broad categories of “relatively permanent” and “readily demountable”.
  • An example of a “relatively permanent” connection is a solder joint. Once two components are soldered to one another, a process of unsoldering must be used to separate the components. A wire bond is another example of a “relatively permanent connection.
  • An example of a “readily demountable” connection is rigid pins of one electronic component being received by resilient socket elements of another electronic component. The socket elements exert a contact force (pressure) on the pins in an amount sufficient to ensure a reliable electrical connection therebetween.
  • Interconnection elements intended to make pressure contact with terminals of an electronic component are referred to herein as “springs” or “spring elements”. Generally, a certain minimum contact force is desired to effect reliable pressure contact to electronic components (e.g., to terminals on electronic components). For example, a contact (load) force of approximately 15 grams (including as little as 2 grams or less and as much as 150 grams or more, per contact) may be desired to ensure that a reliable electrical connection is made to a terminal of an electronic component which may be contaminated with films on its surface, or which has corrosion or oxidation products on its surface. The minimum contact force required of each spring demands either that the yield strength of the spring material or that the size of the spring element are increased. As a general proposition, the higher the yield strength of a material, the more difficult it will be to work with (e.g., punch, bend, etc.). And the desire to make springs smaller essentially rules out making them larger in cross-section.
  • Probe elements are a class of spring elements of particular relevance to the present invention. Prior art probe elements are commonly fabricated from titanium, a relatively hard (high yield strength) material. When it is desired to mount such relatively hard materials to terminals of an electronic component, relatively “hostile” (e.g., high temperature) processes such as brazing are required. Such “hostile” processes are generally not desirable (and often not feasible) in the context of certain relatively “fragile” electronic components such as semiconductor devices. In contrast thereto, wire bonding is an example of a relatively “friendly” processes which is much less potentially damaging to fragile electronic components than brazing. Soldering is another example of a relatively “friendly” process. However, both solder and gold are relatively soft (low yield strength) materials which will not function well as spring elements.
  • A subtle problem associated with interconnection elements, including spring contacts, is that, often, the terminals of an electronic component are not perfectly coplanar. Interconnection elements lacking in some mechanism incorporated therewith for accommodating these “tolerances” (gross non-planarities) will be hard pressed to make consistent contact pressure contact with the terminals of the electronic component.
  • The following U.S. Patents, incorporated by reference herein, are cited as being of general interest vis-a-vis making connections, particularly pressure connections, to electronic components: U.S. Pat. No. 5,386,344 (FLEX CIRCUIT, CARD ELASTOMERIC CABLE CONNECTOR ASSEMBLY); U.S. Pat. No. 5,336,380 (SPRING BIASED TAPERED CONTACT ELEMENTS FOR ELECTRICAL CONNECTORS AND INTEGRATED CIRCUIT PACKAGES); U.S. Pat. No. 5,317,479 (PLATED COMPLIANT LEAD); U.S. Pat. No. 5,086,337 (CONNECTING STRUCTURE OF ELECTRONIC PART AND ELECTRONIC DEVICE USING THE STRUCTURE); U.S. Pat. No. 5,067,007 (SEMICONDUCTOR DEVICE HAVING LEADS FOR MOUNTING TO A SURFACE OF A PRINTED CIRCUIT BOARD); U.S. Pat. No. 4,989,069 (SEMICONDUCTOR PACKAGE HAVING LEADS THAT BREAK-AWAY FROM SUPPORTS); U.S. Pat. No. 4,893,172 (CONNECTING STRUCTURE FOR ELECTRONIC PART AND METHOD OF MANUFACTURING THE SAME); U.S. Pat. No. 4,793,814 (ELECTRICAL CIRCUIT BOARD INTERCONNECT); U.S. Pat. No. 4,777,564 (LEADFORM FOR USE WITH SURFACE MOUNTED COMPONENTS); U.S. Pat. No. 4,764,848 (SURFACE MOUNTED ARRAY STRAIN RELIEF DEVICE); U.S. Pat. No. 4,667,219 (SEMICONDUCTOR CHIP INTERFACE); U.S. Pat. No. 4,642,889 (COMPLIANT INTERCONNECTION AND METHOD THEREFOR); U.S. Pat. No. 4,330,165 (PRESS-CONTACT TYPE INTERCONNECTORS); U.S. Pat. No. 4,295,700 (INTERCONNECTORS); U.S. Pat. No. 4,067,104 (METHOD OF FABRICATING AN ARRAY OF FLEXIBLE METALLIC INTERCONNECTS FOR COUPLING MICROELECTRONICS COMPONENTS); U.S. Pat. No. 3,795,037 (ELECTRICAL CONNECTOR DEVICES); U.S. Pat. No. 3,616,532 (MULTILAYER PRINTED CIRCUIT ELECTRICAL INTERCONNECTION DEVICE); and U.S. Pat. No. 3,509,270 (INTERCONNECTION FOR PRINTED CIRCUITS AND METHOD OF MAKING SAME).
  • Generally, throughout the probe techniques described hereinabove, a probe card or the like having a plurality of resilient contact structures extending from or upon a surface thereof is urged against a semiconductor wafer to make pressure contacts with a corresponding plurality of terminals (bond pads) on an individual semiconductor die. In some cases, pressure contact with a limited number (e.g., four) of unsingulated dies arranged end-to-end can be made, depending upon the layout of the bond pads on the semiconductor dies (e.g., a linear array of bond pads on each of the two side edges of the dies). (The end-to-end dies can be treated as one long die having two rows of bond pads.)
  • A limited number of techniques are suggested in the prior art for providing semiconductor chip assemblies with terminals that are biased away from the surface of the semiconductor die (chip). U.S. Pat. No. 5,414,298, entitled SEMICONDUCTOR CHIP ASSEMBLIES AND COMPONENTS WITH PRESSURE CONTACT, discloses that such an assembly “can be extremely compact and may occupy an area only slightly larger than the area of the chip itself.”
  • One might be tempted to surmise that it is a simple intuitive step to expand such techniques to wafer-level. To the contrary, it is not at all apparent how such “assemblies” which are larger than the die could be accommodated at wafer-level, without requiring there to be a greatly expanded kerf (scribing) area disposed between each adjacent die. Additionally, it is not at all apparent how such “assemblies” would be fabricated upon a plurality of unsingulated dies. Moreover, such assemblies are generally constrained to “translating” peripheral arrays (i.e., a peripheral (edge) layout of bond pads on a semiconductor die) to area arrays (e.g., rows and columns) of terminals, and require a good deal of valuable “real estate” to effect the translation. Routing the connections is one serious limitation, and typically the connections “fan-in”. The use of non-metallic materials (i.e., materials incapable of sustaining high temperatures) is another concern.
  • Another serious concern with any technique such as is described in the aforementioned U.S. Pat. No. 5,414,298 is that the face of the die is covered. This is generally undesirable, and is particularly undesirable in the context of gallium arsenide (GaAs) semiconductor devices.
  • BRIEF DESCRIPTION (SUMMARY) OF THE INVENTION
  • It is an object of the present invention to provide a technique for testing (exercising and/or burning-in) semiconductor dies, prior to their being singulated (separated) from a semiconductor wafer.
  • It is another object of the present invention to provide a technique for probing semiconductor dies, prior to their being singulated (separated) from a semiconductor wafer, without being constrained by the arrangement of dies or the layout of bond pads on the dies.
  • It is another object of the present invention to provide a technique for probing semiconductor dies, prior to their being singulated (separated) from a semiconductor wafer, with the requisite resiliency and/or compliance being resident on the semiconductor dies, rather than requiring the probe cards to be provided with resilient contact structures extending therefrom.
  • It is another object of the invention to mount resilient contact structures directly to semiconductor devices, thereby permitting exercising (testing and burning-in) the devices via the resilient contact structures, and using the same resilient contact structures for final packaging of the semiconductor devices.
  • It is another object of the present invention to provide a technique for satisfactorily burning-in semiconductor devices in several minutes (versus several hours).
  • It is another object of the present invention to provide an improved spring element (resilient contact structure) that can be mounted directly to a terminal of an electronic component.
  • It is another object of the invention to provide interconnection elements that are suitable for making pressure contact to electronic components.
  • According to the invention, spring contact elements (composite interconnection elements) are mounted directly to semiconductor dies. Preferably, the spring contact elements are mounted to the semiconductor dies prior to the semiconductor dies being singulated (separated) from a semiconductor wafer. In this manner, a plurality of pressure contacts can be made to one or more unsingulated semiconductor dies (devices) using a “simple” test board to power-up the semiconductor devices, and the like.
  • As used herein, a “simple” test board is a substrate having a plurality of terminals, or electrodes, as contrasted with a traditional “probe card” which is a substrate having a plurality of probe elements extending from a surface thereof. A simple test board is less expensive, and more readily configured than a traditional probe card. Moreover, certain physical constraints inherent in traditional probe cards are not encountered when using a simple test board to make the desired pressure contacts with semiconductor devices.
  • In this manner, a plurality of unsingulated semiconductor dies can be exercised (tested and/or burned in) prior to the semiconductor dies being singulated (separated) from the wafer.
  • According to an aspect of the invention, the same spring contact elements which are mounted to the semiconductor dies and which are used to exercise the semiconductor dies can be used to make permanent connections to the semiconductor dies after they have been singulated from the wafer.
  • According to an aspect of the invention, the resilient contact structures are preferably, formed as “composite interconnection elements” which are fabricated directly upon the terminals of the semiconductor device. The “composite” (multilayer) interconnection element is fabricated by mounting an elongate element (“core”) to an electronic component, shaping the core to have a spring shape, and overcoating the core to enhance the physical (e.g., spring) characteristics of the resulting composite interconnection element and/or to securely anchor the resulting composite interconnection element to the electronic component. The resilient contact structures of the interposer component may also be formed as composite interconnection elements.
  • The use of the term “composite”, throughout the description set forth herein, is consistent with a ‘generic’ meaning of the term (e.g., formed of two, or more elements), and is not to be confused with any usage of the term “composite” in other fields of endeavor, for example, as it may be applied to materials such as glass, carbon or other fibers supported in a matrix of resin or the like.
  • As used herein, the term “spring shape” refers to virtually any shape of an elongate element which will exhibit elastic (restorative) movement of an end (tip) of the elongate element with respect to a force applied to the tip. This includes elongate elements shaped to have one or more bends, as well as substantially straight elongate elements.
  • As used herein, the terms “contact area”, “terminal”, “pad”, and the like refer to any conductive area on any electronic component to which an interconnection element is mounted or makes contact.
  • Alternatively, the core is shaped prior to mounting to an electronic component.
  • Alternatively, the core is mounted to or is a part of a sacrificial substrate which is not an electronic component. The sacrificial substrate is removed after shaping, and either before or after overcoating. According to an aspect of the invention, tips having various topographies can be disposed at the contact ends of the interconnection elements. (See also FIGS. 11A-11F of the PARENT CASE.)
  • In an embodiment of the invention, the core is a “soft” material having a relatively low yield strength, and is overcoated with a “hard” material having a relatively high yield strength. For example, a soft material such as a gold wire is attached (e.g., by wire bonding) to a bond pad of a semiconductor device and is overcoated (e.g., by electrochemical plating) with a hard material such nickel and its alloys.
  • Vis-a-vis overcoating the core, single and multi-layer overcoatings, “rough” overcoatings having microprotrusions (see also FIGS. 5C and 5D of the PARENT CASE), and overcoatings extending the entire length of or only a portion of the length of the core, are described. In the latter case, the tip of the core may suitably be exposed for making contact to an electronic component (see also FIG. 5B of the PARENT CASE).
  • Generally, throughout the description set forth herein, the term “plating” is used as exemplary of a number of techniques for overcoating the core. It is within the scope of this invention that the core can be overcoated by any suitable technique including, but not limited to: various processes involving deposition of materials out of aqueous solutions; electrolytic plating; electroless plating; chemical vapor deposition (CVD); physical vapor deposition (PVD); processes causing the deposition of materials through induced disintegration of liquid or solid precursors; and the like, all of these techniques for depositing materials being generally well known.
  • Generally, for overcoating the core with a metallic material such as nickel, electrochemical processes are preferred, especially electroless plating.
  • In another embodiment of the invention, the core is an elongate element of a “hard” material, inherently suitable to functioning as a spring element, and is mounted at one end to a terminal of an electronic component. The core, and at least an adjacent area of the terminal, is overcoated with a material which will enhance anchoring the core to the terminal. In this manner, it is not necessary that the core be well-mounted to the terminal prior to overcoating, and processes which are less potentially damaging to the electronic component may be employed to “tack” the core in place for subsequent overcoating. These “friendly” processes include soldering, gluing, and piercing an end of the hard core into a soft portion of the terminal.
  • Preferably, the core is in the form of a wire. Alternatively, the core is a flat tab (conductive metallic ribbon).
  • Representative materials, both for the core and for the overcoatings, are disclosed.
  • In the main hereinafter, techniques involving beginning with a relatively soft (low yield strength) core, which is generally of very small dimension (e.g., 3.0 mil or less) are described. Soft materials, such as gold, which attach easily to semiconductor devices, generally lack sufficient resiliency to function as springs. (Such soft, metallic materials exhibit primarily plastic, rather than elastic deformation.) Other soft materials which may attach easily to semiconductor devices and possess appropriate resiliency are often electrically non-conductive, as in the case of most elastomeric materials. In either case, desired structural and electrical characteristics can be imparted to the resulting composite interconnection element by the overcoating applied over the core. The resulting composite interconnection element can be made very small, yet can exhibit appropriate contact forces. Moreover, a plurality of such composite interconnection elements can be arranged at a fine pitch (e.g., 10 mils), even though they have a length (e.g., 100 mils) which is much greater than the distance to a neighboring composite interconnection element (the distance between neighboring interconnection elements being termed “pitch”).
  • It is within the scope of this invention that composite interconnection elements can be fabricated on a microminiature scale, for example as “microsprings” for connectors and sockets, having cross-sectional dimensions on the order of twenty-five microns (μm), or less. This ability to manufacture reliable interconnection having dimensions measured in microns, rather than mils, squarely addresses the evolving needs of existing interconnection technology and future area array technology.
  • The composite interconnection elements of the present invention exhibit superior electrical characteristics, including electrical conductivity, solderability and low contact resistance. In many cases, deflection of the interconnection element in response to applied contact forces results in a “wiping” contact, which helps ensure that a reliable contact is made.
  • An additional advantage of the present invention is that connections made with the interconnection elements of the present invention are readily demountable. Soldering, to effect the interconnection to a terminal of an electronic component is optional, but is generally not preferred at a system level.
  • According to an aspect of the invention, techniques are described for making interconnection elements having controlled impedance. These techniques generally involve coating (e.g., electrophoretically) a conductive core or an entire composite interconnection element with a dielectric material (insulating layer), and overcoating the dielectric material with an outer layer of a conductive material. By grounding the outer conductive material layer, the resulting interconnection element can effectively be shielded, and its impedance can readily be controlled. (See also FIG. 10K of the PARENT CASE.)
  • According to an aspect of the invention, interconnection elements can be pre-fabricated as individual units, for later attachment to electronic components. Various techniques for accomplishing this objective are set forth herein. Although not specifically covered in this document, it is deemed to be relatively straightforward to fabricate a machine that will handle the mounting of a plurality of individual interconnection elements to a substrate or, alternatively, suspending a plurality of individual interconnection elements in an elastomer, or on a support substrate.
  • It should clearly be understood that the composite interconnection element of the present invention differs dramatically from interconnection elements of the prior art which have been coated to enhance their electrical conductivity characteristics or to enhance their resistance to corrosion.
  • The overcoating of the present invention is specifically intended to substantially enhance anchoring of the interconnection element to a terminal of an electronic component and/or to impart desired resilient characteristics to the resulting composite interconnection element. Stresses (contact forces) are directed to portions of the interconnection elements which are specifically intended to absorb the stresses.
  • It should also be appreciated that the present invention provides essentially a new technique for making spring structures. Generally, the operative structure of the resulting spring is a product of plating, rather than of bending and shaping. This opens the door to using a wide variety of materials to establish the spring shape, and a variety of “friendly” processes for attaching the “falsework” of the core to electronic components. The overcoating functions as a “superstructure” over the “falsework” of the core, both of which terms have their origins in the field of civil engineering.
  • A distinct advantage of the present invention is that probe elements (resilient contact structures) can be fabricated directly on terminals of a semiconductor device without requiring additional materials, such as brazing or soldering.
  • According to an aspect of the invention, any of the resilient contact structures may be formed as at least two composite interconnection elements.
  • Among the benefits of the present invention are:
  • (a) the composite interconnection elements are all metallic, permitting burn-in to be performed at elevated temperatures and, consequently, in a shorter time.
  • (b) the composite interconnection elements are free-standing, and are generally not limited by the bond pad layout of semiconductor devices.
  • (c) the composite interconnection elements of the present invention can be fashioned to have their tips at a greater pitch (spacing) than their bases, thereby immediately (e.g., at the first level interconnect) commencing and facilitating the process of spreading pitch from semiconductor pitch (e.g., 10 mils) to wiring substrate pitch (e.g., 100 mils).
  • Other objects, features and advantages of the invention will become apparent in light of the following description thereof.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Reference will be made in detail to preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Although the invention will be described in the context of these preferred embodiments, it should be understood that it is not intended to limit the spirit and scope of the invention to these particular embodiments.
  • FIG. 1A is a cross-sectional view of a longitudinal portion, including one end, of an interconnection element, according to an embodiment of the invention.
  • FIG. 1B is a cross-sectional view of a longitudinal portion, including one end, of an interconnection element, according to another embodiment of the invention.
  • FIG. 1C is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention.
  • FIG. 1D is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention;
  • FIG. 1E is a cross-sectional view of a longitudinal portion, including one end of an interconnection element, according to another embodiment of the invention.
  • FIG. 2A is a cross-sectional view of an interconnection element mounted to a terminal of an electronic component and having a multi-layered shell, according to the invention.
  • FIG. 2B is a cross-sectional view of an interconnection element having a multi-layered shell, wherein an intermediate layer is of a dielectric material, according to the invention.
  • FIG. 2C is a perspective view of a plurality of interconnection elements mounted to an electronic component (e.g., a probe card insert), according to the invention.
  • FIG. 2D is a cross-sectional view of an exemplary first step of a technique for manufacturing interconnection elements, according to the invention.
  • FIG. 2E is a cross-sectional view of an exemplary further step of the technique of FIG. 2D for manufacturing interconnection elements, according to the invention.
  • FIG. 2F is a cross-sectional view of an exemplary further step of the technique of FIG. 2E for manufacturing interconnection elements, according to the invention.
  • FIG. 2G is a cross-sectional view of an exemplary plurality of individual interconnection elements fabricated according to the technique of FIGS. 2D-2F, according to the invention.
  • FIG. 2H is a cross-sectional view of an exemplary plurality of interconnection elements fabricated according to the technique of FIGS. 2D-2F, and associated in a prescribed spatial relationship with one another, according to the invention.
  • FIG. 2I is a cross-sectional view of an alternate embodiment for manufacturing interconnection elements, showing a one end of one element, according to the invention.
  • FIG. 3A is a side view of a wire having its free end bonded to a metal layer applied to a substrate, through an opening in a photoresist layer, according to the present invention.
  • FIG. 3B is a side view of the substrate of FIG. 3A, with the wire overcoated, according to the present invention.
  • FIG. 3C is a side view of the substrate of FIG. 3B, with the photoresist layer removed and the metal layer partially removed, according to the present invention.
  • FIG. 3D is a perspective view of a semiconductor device, formed according to the techniques set forth in FIGS. 3A-3C, according to the present invention.
  • FIGS. 4A-4E are side views of a technique for mounting resilient contact structures to a semiconductor die, according to the present invention.
  • FIGS. 4F and 4G are side views of a technique, similar to that described with respect to FIGS. 4A-4E, for mounting resilient contact structures to semiconductor dies prior to their singulation from a wafer, according to the present invention.
  • FIG. 5 is a perspective, partial view of a plurality of resilient contact structures mounted to multiple die sites on a semiconductor wafer, according to the present invention.
  • FIG. 5A is a perspective, partial view of a plurality of resilient contact structures mounted to a semiconductor die, and increasing the effective pitch of the “pin out” (bond pad spacing, as used herein), according to the present invention.
  • FIGS. 6A-6C are perspective views of a process for forming resilient contact structures on dies (either on a wafer or diced therefrom), according to the present invention.
  • FIG. 6D is a perspective view of an alternate (to FIGS. 6A-6C) process for forming resilient contact structures on dies (either on a wafer or diced therefrom), according to the present invention.
  • FIG. 7A is a cross-sectional view of unsingulated semiconductor dies with resilient contact structures mounted directly thereto, undergoing testing and/or burn in, according to the invention.
  • FIG. 7B is a cross-sectional view of a singulated semiconductor die of FIG. 7A effecting an interconnection with a wiring substrate, using the same resilient contact structures mounted directly thereto, according to the invention.
  • FIG. 7C is a flow chart illustrating an exemplary path that a semiconductor device follows, from wafer to packaging, according to the prior art.
  • FIG. 7D is a flow chart illustrating an exemplary path that a semiconductor device follows, from wafer to packaging, according to the present invention.
  • FIG. 8A is a cross-sectional view of a technique for fabricating tip structures for probe elements, according to the invention.
  • FIG. 8B is a cross-sectional view of further steps in the technique of FIG. 8A, according to the invention.
  • FIG. 8C is a side view, partially in cross-section and partially in full of a space transformer component, according to the invention.
  • FIG. 8D is a side view, partially in cross-section and partially in full of the space transformer component of FIG. 8C being joined with the tip structures of FIG. 8B, according to the invention.
  • FIG. 8E is a side view, partially in cross-section and partially in full of a further step, in joining the space transformer component of FIG. 8C joined with the tip structures of FIG. 8B, according to the invention.
  • FIG. 8F is a side view showing a portion of a contact structure interconnecting to an external component, according to the present invention.
  • FIGS. 9A-9D are perspective views of a technique for fabricating a resilient contact structure suitable for making interconnection to an exposed, middle portion of the wire stem, according to the present invention.
  • FIG. 9E is a perspective view of a technique for fabricating multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIG. 9F is a side view of an alternate technique for fabricating multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIGS. 10A and 10B are side views of an alternate technique for multiple free-standing contact structures without severing the wire stem, according to the present invention.
  • FIGS. 10C and 10D are side views, illustrating a technique for making free-standing wire stems, without electronic flame off, in this case, from loops, according to the present invention.
  • In the side views presented herein, often portions of the side view are presented in cross-section, for illustrative clarity. For example, in many of the views, the wire stem is shown full, as a bold line, while the overcoat is shown in true cross-section (often without crosshatching).
  • In the figures presented herein, the size of certain elements are often exaggerated (not to scale, vis-a-vis other elements in the figure), for illustrative clarity.
  • DETAILED DESCRIPTION OF THE INVENTION
  • This patent application is directed to techniques of testing (including exercising and performing burn-in) semiconductor devices while they are resident on a semiconductor wafer (i.e., prior to their being singulated from the wafer). As will be evident from the description that follows, the techniques involve fabricating resilient contact structures directly upon the semiconductor devices, making pressure connections to the resilient contact structures for testing the semiconductor devices, and using the same resilient contact structures to connect to the semiconductor die after it is singulated from the wafer. Preferably, the resilient contact structures are implemented as “composite interconnection elements”, such as have been described in the disclosure of the aforementioned U.S. patent application Ser. No. 08/452,255, filed May 26, 1995 (“PARENT CASE”), incorporated by reference herein. This patent application summarizes several of the techniques disclosed in the PARENT CASE in the discussions of FIGS. 1A-1E and 2A-2I.
  • An important aspect of the preferred technique for practicing the present invention is that a “composite” interconnection element can be formed by starting with a core (which may be mounted to a terminal of an electronic component), then overcoating the core with an appropriate material to: (1) establish the mechanical properties of the resulting composite interconnection element; and/or (2) when the interconnection element is mounted to a terminal of an electronic component, securely anchor the interconnection element to the terminal. In this manner, a resilient interconnection element (spring element) can be fabricated, starting with a core of a soft material which is readily shaped into a springable shape and which is readily attached to even the most fragile of electronic components. In light of prior art techniques of forming spring elements from hard materials, is not readily apparent, and is arguably counter-intuitive, that soft materials can form the basis of spring elements. Such a “composite” interconnection element is generally the preferred form of resilient contact structure for use in the embodiments of the present invention.
  • FIGS. 1A, 1B, 1C and 1D illustrate, in a general manner, various shapes for composite interconnection elements, according to the present invention.
  • In the main, hereinafter, composite interconnection elements which exhibit resiliency are described. However, it should be understood that non-resilient composite interconnection elements fall within the scope of the invention.
  • Further, in the main hereinafter, composite interconnection elements that have a soft (readily shaped, and amenable to affixing by friendly processes to electronic components) core, overcoated by hard (springy) materials are described. It is, however, within the scope of the invention that the core can be a hard material—the overcoat serving primarily to securely anchor the interconnection element to a terminal of an electronic component.
  • In FIG. 1A, an electrical interconnection element 110 includes a core 112 of a “soft” material (e.g., a material having a yield strength of less than 40,000 psi), and a shell (overcoat) 114 of a “hard” material (e.g., a material having a yield strength of greater than 80,000 psi). The core 112 is an elongate element shaped (configured) as a substantially straight cantilever beam, and may be a wire having a diameter of 0.0005-0.0030 inches (0.001 inch=1 mil 25 microns (μm)). The shell 114 is applied over the already-shaped core 112 by any suitable process, such as by a suitable plating process (e.g., by electrochemical plating).
  • FIG. 1A illustrates what is perhaps the simplest of spring shapes for an interconnection element of the present invention—namely, a straight cantilever beam oriented at an angle to a force “F” applied at its tip 110 b. When such a force is applied by a terminal of an electronic component to which the interconnection element is making a pressure contact, the downward (as viewed) deflection of the tip will evidently result in the tip moving across the terminal, in a “wiping” motion. Such a wiping contact ensures a reliable contact being made between the interconnection element and the contacted terminal of the electronic component.
  • By virtue of its “hardness”, and by controlling its thickness (0.00025-0.00500 inches), the shell 114 imparts a desired resiliency to the overall interconnection element 110. In this manner, a resilient interconnection between electronic components (not shown) can be effected between the two ends 110 a and 110 b of the interconnection element 110. (In FIG. 1A, the reference numeral 10 a indicates an end portion of the interconnection element 110, and the actual end opposite the end 110 b is not shown.) In contacting a terminal of an electronic component, the interconnection element 110 would be subjected to a contact force (pressure), as indicated by the arrow labelled “F”.
  • It is generally preferred that the thickness of the overcoat (whether a single layer or a multi-layer overcoat) be thicker than the diameter of the wire being overcoated. Given the fact that the overall thickness of the resulting contact structure is the sum of the thickness of the core plus twice the thickness of the overcoat, an overcoat having the same thickness as the core (e.g., 1 mil) will manifest itself, in aggregate, as having twice the thickness of the core.
  • The interconnection element (e.g., 110) will deflect in response to an applied contact force, said deflection (resiliency) being determined in part by the overall shape of the interconnection element, in part by the dominant (greater) yield strength of the overcoating material (versus that of the core), and in part by the thickness of the overcoating material.
  • As used herein, the terms “cantilever” and “cantilever beam” are used to indicate that an elongate structure (e.g., the overcoated core 112) is mounted (fixed) at one end, and the other end is free to move, typically in response to a force acting generally transverse to the longitudinal axis of the elongate element. No other specific or limiting meaning is intended to be conveyed or connoted by the use of these terms.
  • In FIG. 1B, an electrical interconnection element 120 similarly includes a soft core 122 (compare 112) and a hard shell 124 (compare 114). In this example, the core 122 is shaped to have two bends, and thus may be considered to be S-shaped. As in the example of FIG. 1A, in this manner, a resilient interconnection between electronic components (not shown) can be effected between the two ends 120 a and 120 b of the interconnection element 120. (In FIG. 1B, reference numeral 120 a indicates an end portion of the interconnection element 120, and the actual end opposite the end 120 b is not shown.) In contacting a terminal of an electronic component, the interconnection element 120 would be subjected to a contact force (pressure), as indicated by the arrow labelled “F”.
  • In FIG. 1C, an electrical interconnection element 130 similarly includes a soft core 132 (compare 112) and a hard shell 134 (compare 114). In this example, the core 132 is shaped to have one bend, and may be considered to be U-shaped. As in the example of FIG. 1A, in this manner, a resilient interconnection between electronic components (not shown) can be effected between the two ends 130 a and 130 b of the interconnection element 130. (In FIG. 1C, the reference numeral 130 a indicates an end portion of the interconnection element 130, and the actual end opposite the end 130 b is not shown.) In contacting a terminal of an electronic component, the interconnection element 130 could be subjected to a contact force (pressure), as indicated by the arrow labelled “F”. Alternatively, the interconnection element 130 could be employed to make contact at other than its end 130 b, as indicated by the arrow labelled “F′”.
  • FIG. 1D illustrates another embodiment of a resilient interconnection element 140 having a soft core 142 and a hard shell 144. In this example, the interconnection element 140 is essentially a simple cantilever (compare FIG. 1A), with a curved tip 140 b, subject to a contact force “F” acting transverse to its longitudinal axis.
  • FIG. 1E illustrates another embodiment of a resilient interconnection element 150 having a soft core 152 and a hard shell 154. In this example, the interconnection element 150 is generally “C-shaped”, preferably with a slightly curved tip 150 b, and is suitable for making a pressure contact as indicated by the arrow labelled “F”.
  • It should be understood that the soft core can readily be formed into any springable shape—in other words, a shape that will cause a resulting interconnection element to deflect resiliently in response to a force applied at its tip. For example, the core could be formed into a conventional coil shape. However, a coil shape would not be preferred, due to the overall length of the interconnection element and inductances (and the like) associated therewith and the adverse effect of same on circuitry operating at high frequencies (speeds).
  • The material of the shell, or at least one layer of a multi-layer shell (described hereinbelow) has a significantly higher yield strength than the material of the core. Therefore, the shell overshadows the core in establishing the mechanical characteristics (e.g., resiliency) of the resulting interconnection structure. Ratios of shell core yield strengths are preferably at least 2:1, including at least 3:1 and at least 5:1, and may be as high as 10:1. It is also evident that the shell, or at least an outer layer of a multi-layer shell should be electrically conductive, notably in cases where the shell covers the end of the core. (The parent case, however, describes embodiments where the end of the core is exposed, in which case the core must be conductive.)
  • From an academic viewpoint, it is only necessary that the springing (spring shaped) portion of the resulting composite interconnection element be overcoated with the hard material. From this viewpoint, it is generally not essential that both of the two ends of the core be overcoated. As a practical matter, however, it is preferred to overcoat the entire core. Particular reasons for and advantages accruing to overcoating an end of the core which is anchored (attached) to an electronic component are discussed in greater detail hereinbelow.
  • Suitable materials for the core (112, 122, 132, 142) include, but are not limited to: gold, aluminum, copper, and their alloys. These materials are typically alloyed with small amounts of other metals to obtain desired physical properties, such as with beryllium, cadmium, silicon, magnesium, and the like. It is also possible to use silver, palladium, platinum; metals or alloys such as metals of the platinum group of elements. Solder constituted from lead, tin, indium, bismuth, cadmium, antimony and their alloys can be used.
  • Vis-a-vis attaching an end of the core (wire) to a terminal of an electronic component (discussed in greater detail hereinbelow), generally, a wire of any material (e.g., gold) that is amenable to bonding (using temperature, pressure and/or ultrasonic energy to effect the bonding) would be suitable for practicing the invention. It is within the scope of this invention that any material amenable to overcoating (e.g., plating), including non-metallic material, can be used for the core.
  • Suitable materials for the shell (114, 124, 134, 144) include (and, as is discussed hereinbelow, for the individual layers of a multi-layer shell), but are not limited to: nickel, and its alloys; copper, cobalt, iron, and their alloys; gold (especially hard gold) and silver, both of which exhibit excellent current-carrying capabilities and good contact is resistivity characteristics; elements of the platinum group; noble metals; semi-noble metals and their alloys, particularly elements of the platinum group and their alloys; tungsten and molybdenum. In cases where a solder-like finish is desired, tin, lead, bismuth, indium and their alloys can also be used.
  • The technique selected for applying these coating materials over the various core materials set forth hereinabove will, of course, vary from application-to-application. Electroplating and electroless plating are generally preferred techniques. Generally, however, it would be counter-intuitive to plate over a gold core. According to an aspect of the invention, when plating (especially electroless plating) a nickel shell over a gold core, it is desirable to first apply a thin copper initiation layer over the gold wire stem, in order to facilitate plating initiation.
  • An exemplary interconnection element, such as is illustrated in FIGS. 1A-1E may have a core diameter of approximately 0.001 inches and a shell thickness of 0.001 inches—the interconnection element thus having an overall diameter of approximately 0.003 inches (i.e., core diameter plus two times the shell thickness). Generally, this thickness of the shell will be on the order of 0.2-5.0 (one-fifth to five) times the thickness (e.g., diameter) of the core.
  • Some exemplary parameters for composite interconnection elements are:
  • (a) A gold wire core having a diameter of 1.5 mils is shaped to have an overall height of 40 mils and a generally C-shape curve (compare FIG. 1E) of 9 mils radius, is plated with 0.75 mils of nickel (overall diameter=1.5+2×0.75=3 mils), and optionally receives a final overcoat of 50 microinches of gold. (e.g., to lower and enhance contact resistance). The resulting composite interconnection element exhibits a spring constant (k) of approximately 3-5 grams/mil. In use, 3-5 mils of deflection will result in a contact force of 9-25 grams. This example is useful in the context of a spring element for an interposer.
  • (b) A gold wire core having a diameter of 1.0 mils is shaped to have an overall height of 35 mils, is plated with 1.25 mils of nickel (overall diameter=1.0+2×1.25=3.5 mils), and optionally receives a final overcoat of 50 microinches of gold. The resulting composite interconnection element exhibits a spring constant (k) of approximately 3 grams/mil, and is useful in the context of a spring element for a probe.
  • (c) A gold wire core having a diameter of 1.5 mils is shaped to have an overall height of 20 mils and a generally S-shape curve with radii of approximately 5 mils, is plated with 0.75 mils of nickel or copper (overall diameter=1.5+2×0.75=3 mils). The resulting composite interconnection element exhibits a spring constant (k) of approximately 2-3 grams/mil, and is useful in the context of a spring element for mounting on a semiconductor device.
  • As will be illustrated in greater detail hereinbelow, the core need not have a round cross-section, but may rather be a flat tab (having a rectangular cross-section) extending from a sheet. It should be understood that, as used herein, the term “tab” is not to be confused with the term “TAB” (Tape Automated Bonding).
  • Multi-Layer Shells
  • FIG. 2A illustrates an embodiment 200 of an interconnection element 210 mounted to an electronic component 212 which is provided with a terminal 214. In this example, a soft (e.g., gold) wire core 216 is bonded (attached) at one end 216 a to the terminal 214, is configured to extend from the terminal and have a spring shape (compare the shape shown in FIG. 1B), and is severed to have a free end 216 b. Bonding, shaping and severing a wire in this manner is accomplished using wirebonding equipment. The bond at the end 216 a of the core covers only a relatively small portion of the exposed surface of the terminal 214.
  • A shell (overcoat) is disposed over the wire core 216 which, in this example, is shown as being multi-layered, having an inner layer 218 and an outer layer 220, both of which layers may suitably be applied by plating processes. One or more layers of the multi-layer shell is (are) formed of a hard material (such as nickel and its alloys) to impart a desired resiliency to the interconnection element 210. For example, the outer layer 220 may be of a hard material, and the inner layer may be of a material that acts as a buffer or barrier layer (or as an activation layer, or as an adhesion layer) in plating the hard material 220 onto the core material 216. Alternatively, the inner layer 218 may be the hard material, and the outer layer 220 may be a material (such as soft gold) that exhibits superior electrical characteristics, including electrical conductivity and solderability. When a solder or braze type contact is desired, the outer layer of the interconnection element may be lead-tin solder or gold-tin braze material, respectively.
  • Anchoring to a Terminal
  • FIG. 2A illustrates, in a general manner, another key feature of the invention—namely, that resilient interconnection element can be securely anchored to a terminal on an electronic component. The attached end 210 a of the interconnection element will be subject to significant mechanical stress, as a result of a compressive force (arrow “F”) applied to the free end 210 b of the interconnection element.
  • As illustrated in FIG. 2A, the overcoat (218, 220) covers not only the core 216, but also the entire remaining (i.e., other than the bond 216 a) exposed surface of the terminal 214 adjacent the core 216 in a continuous (non-interrupted) manner. This securely and reliably anchors the interconnection element 210 to the terminal, the overcoat material providing a substantial (e.g., greater than 50%) contribution to anchoring the resulting interconnection element to the terminal. Generally, it is only required that the overcoat material cover at least a portion of the terminal adjacent the core. It is generally preferred, however, that the overcoat material cover the entire remaining surface of the terminal. Preferably, each layer of the shell is metallic.
  • As a general proposition, the relatively small area at which the core is attached (e.g., bonded) to the terminal is not well suited to accommodating stresses resulting from contact forces (“F”) imposed on the resulting composite interconnection element. By virtue of the shell covering the entire exposed surface of the terminal (other than in the relatively small area comprising the attachment of the core end 216 a to the terminal) the overall interconnection structure is firmly anchored to the terminal. The adhesion strength, and ability to react contact forces, of the overcoat will far exceed that of the core end (216 a) itself.
  • As used herein, the term “electronic component” (e.g., 212) includes, but is not limited to: interconnect and interposer substrates; semiconductor wafers and dies, made of any suitable semiconducting material such as silicon (Si) or gallium-arsenide (GaAs); production interconnect sockets; test sockets; sacrificial members, elements and substrates, as described in the parent case; semiconductor packages, including ceramic and plastic packages, and chip carriers; and connectors.
  • The interconnection element of the present invention is particularly well suited for use as:
  • interconnection elements mounted directly to silicon dies, eliminating the need for having a semiconductor package;
  • interconnection elements extending as probes from substrates (described in greater detail hereinbelow) for testing electronic components; and
  • interconnection elements of interposers (discussed in greater detail hereinbelow).
  • The interconnection element of the present invention is unique in that it benefits from the mechanical characteristics (e.g., high yield strength) of a hard material without being limited by the attendant typically poor bonding characteristic of hard materials. As elaborated upon in the parent case, this is made possible largely by the fact that the shell (overcoat) functions as a “superstructure” over the “falsework.”, of the core, two terms which are borrowed from the milieu of civil engineering. This is very different from plated interconnection elements of the prior art wherein the plating is used as a protective (e.g., anti-corrosive) coating, and is generally incapable of imparting the desired mechanical characteristic to the interconnection structure. And this is certainly in marked contrast to any non-metallic, anticorrosive coatings, such as benzotriazole (BTA) applied to electrical interconnects.
  • Among the numerous advantages of the present invention are that a plurality of free-standing interconnect structures are readily formed on substrates, from different levels thereof such as a PCB having a decoupling capacitor) to a common height above the substrate, so that their free ends are coplanar with one another. Additionally, both the electrical and mechanical (e.g., plastic and elastic) characteristics of an interconnection element formed according to the invention are readily tailored for particular applications. For example, it may be desirable in a given application that the interconnection elements exhibit both plastic and elastic deformation. (Plastic deformation may be desired to accommodate gross non-planarities in components being interconnected by the interconnection elements.) When elastic behavior is desired, it is necessary that the interconnection element generate a threshold minimum amount of contact force to effect a reliable contact. It is also advantageous that the tip of the interconnection element makes a wiping contact with a terminal of an electronic component” due to the occasional presence of contaminant films on the contacting surfaces.
  • As used herein, the term “resilient”, as applied to contact structures, implies contact structures (interconnection elements) that exhibit primarily elastic behavior in response to an applied load (contact force), and the term “compliant” implies contact structures (interconnection elements) that exhibit both elastic and plastic behavior in response to an applied load (contact force). As used herein, a “compliant” contact structure is a “resilient” contact structure. The composite interconnection elements of the present invention are a special case of either compliant or resilient contact structures.
  • A number of features are elaborated upon in detail, in the parent case, including, but not limited to: fabricating the interconnection elements on sacrificial substrates; gang-transferring a plurality of interconnection elements to an electronic component; providing the interconnection elements with contact tips, preferably with a rough surface finish; employing the interconnection elements on an electronic component to make temporary, then permanent connections to the electronic component; arranging the interconnection elements to have different spacing at their one ends than at their opposite ends; fabricating spring clips and alignment pins in the same process steps as fabricating the interconnection elements; employing the interconnection elements to accommodate differences in thermal expansion between connected components; eliminating the need for discrete semiconductor packages (such as for SIMMs); and optionally soldering resilient interconnection elements (resilient contact structures).
  • Controlled Impedance
  • FIG. 2B shows a composite interconnection element 220 having multiple layers. An innermost portion (inner elongate conductive element) 222 of the interconnection element 220 is either an uncoated core or a core which has been overcoated, as described hereinabove. The tip 222 b of the innermost portion 222 is masked with a suitable masking material (not shown). A dielectric layer 224 is applied over the innermost portion 222 such as by an electrophoretic process. An outer layer 226 of a conductive material is applied over the dielectric layer 224.
  • In use, electrically grounding the outer layer 226 will result in the interconnection element 220 having controlled impedance. An exemplary material for the dielectric layer 224 is a polymeric material, applied in any suitable manner and to any suitable thickness (e.g., 0.1-3.0 mils).
  • The outer layer 226 may be multi-layer. For example, in instances wherein the innermost portion 222 is an uncoated core, at least one layer of the outer layer 226 is a spring material, when it is desired that the overall interconnection element exhibit resilience.
  • Altering Pitch
  • FIG. 2C illustrates an embodiment 250 wherein a plurality (six of many shown) of interconnection elements 251.256 are mounted on a surface of an electronic component 260, such as a probe card insert (a subassembly mounted in a conventional manner to a probe card). Terminals and conductive traces of the probe card insert are omitted from this view, for illustrative clarity. The attached ends 251 a . . . 256 a of the interconnection elements 251 . . . 256 originate at a first pitch (spacing), such as 0.050-0.100 inches. The interconnection elements 251 . . . 256 are shaped and/or oriented so that their free ends (tips) are at a second, finer pitch, such as 0.005-0.010 inches. An interconnect assembly which makes interconnections from a one pitch to another pitch is typically referred to as a “space transformer”.
  • A benefit of the present invention is that space transformation can be accomplished by the contact structures (interconnection elements) themselves (at first level interconnect), without the intermediary of another component, such as the discrete assembly of the aforementioned U.S. Pat. No. 5,414,298.
  • As illustrated, the tips 251 b . . . 256 b of the interconnection elements are arranged in two parallel rows, such as for making contact to (for testing and/or burning in) a semiconductor device having two parallel rows of bond pads (contact points). The interconnection elements can be arranged to have other tip patterns, for making contact to electronic components having other contact point patterns, such as arrays.
  • Generally, throughout, the embodiments disclosed herein, although only one interconnection element may be shown, the invention is applicable to fabricating a plurality of interconnection components and arranging the plurality of interconnection elements in a prescribed spatial relationship with one another, such as in a peripheral pattern or in a rectangular array pattern.
  • Use of Sacrificial Substrates
  • The mounting of interconnection elements directly to terminals of electronic components has been discussed hereinabove. Generally speaking, the interconnection elements of the present invention can be fabricated upon, or mounted to, any suitable surface of any suitable substrate, including sacrificial substrates.
  • Attention is directed to the PARENT CASE, which describes, for example with respect to FIGS. 11A-11F fabricating a plurality of interconnection structures (e.g., resilient contact structures) as separate and distinct structures for subsequent mounting to electronic components, and which describes with respect to FIGS. 12A-12C mounting a plurality of interconnection elements to a sacrificial substrate (carrier) then transferring the plurality of interconnection elements en masse to an electronic component.
  • FIGS. 2D-2F illustrate a technique for fabricating a plurality of interconnection elements having preformed tip structures, using a sacrificial substrate.
  • FIG. 2D illustrates a first step of the technique 250, in which a patterned layer of masking material 252 is applied onto a surface of a sacrificial substrate 254. The sacrificial substrate 254 may be of thin (1-10 mil) copper or aluminum foil, by way of example, and the masking material 252 may be common photoresist. The masking layer 252 is patterned to have a plurality (three of many shown) of openings at locations 256 a, 256 b, 256 c whereat it is desired to fabricate interconnection elements. The locations 256 a, 256 b and 256 c are, in this sense, comparable to the terminals of an electronic component. The locations 256 a, 256 b and 256 c are preferably treated at this stage to have a rough or featured surface texture. As shown, this may be accomplished mechanically with an embossing tool 257 forming depressions in the foil 254 at the locations 256 a, 256 b and 256 c. Alternatively, the surface of the foil at these locations can be chemically etched to have a surface texture. Any technique suitable for effecting this general purpose is within the scope of this invention, for example sand blasting, peening and the like.
  • Next, a plurality (one of many shown) of conductive tip structures 258 are formed at each location (e.g., 256 b), as illustrated by FIG. 2E. This may be accomplished using any suitable technique, such as electroplating, and may include tip structures having multiple layers of material. For example, the tip structure 258 may have a thin (e.g., 10-100 microinch) barrier layer of nickel applied onto the sacrificial substrate, followed by a thin (e.g., 10 microinch) layer of soft gold, followed by a thin (e.g., 20 microinch) layer of hard gold, followed by a relatively thick (e.g., 200 microinch) layer of nickel, followed by a final thin (e.g., 100 microinch) layer of soft gold. Generally, the first thin barrier layer of nickel is provided to protect the subsequent layer of gold from being “poisoned” by the material (e.g., aluminum, copper) of the substrate 254, the relatively thick layer of nickel is to provide strength to the tip structure, and the final thin layer of soft gold provides a surface which is readily bonded to. The invention is not limited to any particulars of how the tip structures are formed on the sacrificial substrate, as these particulars would inevitably vary from application-to-application.
  • As illustrated by FIG. 2E, a plurality (one of many shown) of cores 260 for interconnection elements may be formed on the tip structures 258, such as by any of the techniques of bonding a soft wire core to a terminal of an electronic component described hereinabove. The cores 260 are then overcoated with a preferably hard material 262 in the manner described hereinabove, and the masking material 252 is then removed, resulting in a plurality (three of many shown) of free-standing interconnection elements 264 mounted to a surface of the sacrificial substrate, as illustrated by FIG. 2F.
  • In a manner analogous to the overcoat material covering at least the adjacent area of a terminal (214) described with respect to FIG. 2A, the overcoat material 262 firmly anchors the cores 260 to their respective tip structures 258 and, if desired, imparts resilient characteristics to the resulting interconnection elements 264. As noted in the PARENT CASE, the plurality of interconnection elements mounted to the sacrificial substrate may be gang-transferred to terminals of an electronic component. Alternatively, two widely divergent paths may be taken.
  • It is within the scope of this invention that a silicon wafer can be used as the sacrificial substrate upon which tip structures are fabricated, and that tip structures so fabricated may be joined (e.g., soldered, brazed) to resilient contact structures which already have been mounted to an electronic component. Further discussion of these techniques are found in FIGS. 8A-8E, hereinbelow.
  • As illustrated by FIG. 2G, the sacrificial substrate 254 may simply be removed, by any suitable process such as selective chemical etching. Since most selective chemical etching processes will etch one material at a much greater rate than an other material, and the other material may slightly be etched in the process, this phenomenon is advantageously employed to remove the thin barrier layer of nickel in the tip structure contemporaneously with removing the sacrificial substrate. However, if need be, the thin nickel barrier layer can be removed in a subsequent etch step. This results in a plurality (three of many shown) of individual, discrete, singulated interconnection elements 264, as indicated by the dashed line 266, which may later be mounted (such as by soldering or brazing) to terminals on electronic components.
  • It bears mention that the overcoat material may also be slightly thinned in the process of removing the sacrificial substrate and/or the thin barrier layer. However, it is preferred that this not occur.
  • To prevent thinning of the overcoat, it is preferred that a thin layer of gold or, for example, approximately 10 microinches of soft gold applied over approximately 20 microinches of hard gold, be applied as a final layer over the overcoat material 262. Such an outer layer of gold is intended primarily for its superior conductivity, contact resistance, and solderability, and is generally highly impervious to most etching solutions contemplated to be used to remove the thin barrier layer and the sacrificial substrate.
  • Alternatively, as illustrated by FIG. 2H, prior to removing the sacrificial substrate 254, the plurality (three of many shown) of interconnection elements 264 may be “fixed” in a desired spatial relationship with one another by any suitable support structure 266, such as by a thin plate having a plurality of holes therein, whereupon the sacrificial substrate is removed. The support structure 266 may be of a dielectric material, or of a conductive material overcoated with a dielectric material. Further processing steps (not illustrated) such as mounting the plurality of interconnection elements to an electronic component such as a silicon wafer or a printed circuit board may then proceed. Additionally, in some applications, it may be desireable to stabilize the tips (opposite the tip structures) of the interconnection elements 264 from moving, especially when contact forces are applied thereto. To this end, it may also be desirable to constrain movement of the tips of the interconnection elements with a suitable sheet 268 having a plurality of holes, such as a mesh formed of a dielectric material.
  • A distinct advantage of the technique 250 described hereinabove is that tip structures (258) may be formed of virtually any desired material and having virtually any desired texture. As mentioned hereinabove, gold is an example of a noble metal that exhibits excellent electrical characteristics of electrical conductivity, low contact resistance, solderability, and resistance to corrosion. Since gold is also malleable, it is extremely well-suited to be a final overcoat applied over any of the interconnection elements described herein, particularly the resilient interconnection elements described herein. Other noble metals exhibit similar desirable characteristics. However, certain materials such as rhodium which exhibit such excellent electrical characteristics would generally be inappropriate for overcoating an entire interconnection element. Rhodium, for example, is notably brittle, and would not perform well as a final overcoat on a resilient interconnection element. In this regard, techniques exemplified by the technique 250 readily overcome this limitation. For example, the first layer of a multi-layer tip structure (see 258) can be rhodium (rather than gold, as described hereinabove), thereby exploiting its superior electrical characteristics for making contact to electronic components without having any impact whatsoever on the mechanical behavior of the resulting interconnection element.
  • FIG. 2I illustrates an alternate embodiment 270 for fabricating interconnection elements. In this embodiment, a masking material 272 is applied to the surface of a sacrificial substrate 274, and is patterned to have a plurality (one of many shown) of openings 276, in a manner similar to the technique described hereinabove with respect to FIG. 2D. The openings 276 define areas whereat interconnection elements will be fabricated as free-standing structures. (As used throughout the descriptions set forth herein, an interconnection element is “free-standing” when is has a one end bonded to a terminal of an electronic component or to an area of a sacrificial substrate, and the opposite end of the interconnection element is not bonded to the electronic component or sacrificial substrate.)
  • The area within the opening may be textured, in any suitable manner, such as to have one or more depressions, as indicated by the single depression 278 extending into the surface of the sacrificial substrate 274.
  • A core (wire stem) 280 is bonded to the surface of the sacrificial substrate within the opening 276, and may have any suitable shape. In this illustration, only a one end of one interconnection element is shown, for illustrative clarity. The other end (not shown) may be attached to an electronic component. It may now readily be observed that the technique 270 differs from the aforementioned technique 250 in that the core 280, is bonded directly to the sacrificial substrate 274, rather than to a tip structure 258. By way of example, a gold wire core (280) is readily bonded, using conventional wirebonding techniques, to the surface of an aluminum substrate (274).
  • In a next step of the process (270), a layer 282 of gold is applied (e.g., by plating) over the core 280 and onto the exposed area of the substrate 274 within the opening 276, including within the depression 278. The primary purpose of this layer 282 is to form a contact surface at the end of the resulting interconnection element (i.e., once the sacrificial substrate is removed).
  • Next, a layer 284 of a relatively hard material, such as nickel, is applied over the layer 282. As mentioned hereinabove, one primary purpose of this layer 284 is to impart desired mechanical characteristics (e.g., resiliency) to the resulting composite interconnection element. In this embodiment, another primary purpose of the layer 284 is to enhance the durability of the contact surface being fabricated at the lower (as viewed) end of the resulting interconnection element. A final layer of gold (not shown) may be applied over the layer 284, to enhance the electrical characteristics of the resulting interconnection element.
  • In a final step, the masking material 272 and sacrificial substrate 274 are removed, resulting in either a plurality of singulated interconnection elements (compare FIG. 2G) or in a plurality of interconnection elements having a predetermined spatial relationship with one another (compare FIG. 2H).
  • This embodiment 270 is exemplary of a technique for fabricating textured contact tips on the ends of interconnection elements. In this case, an excellent example of a “gold over nickel” contact tip has been described. It is, however, within the scope of the invention that other analogous contact tips could be fabricated at the ends of interconnection elements, according to the techniques described herein. Another feature of this embodiment 270 is that the contact tips are constructed entirely atop the sacrificial substrate (274), rather than within the surface of the sacrificial substrate (254) as contemplated by the previous embodiment 250.
  • Mounting Spring Interconnect Elements
  • Directly to Semiconductor Devices
  • This is the Old 1 c . . . 1 e, from CASE-3, Edited
  • FIGS. 3A, 3B, and 3C are comparable to FIGS. 1C-1E of the PARENT CASE, and illustrate a preferred technique 300 for fabricating composite interconnections directly upon semiconductor devices, including unsingulated semiconductor devices.
  • According to conventional semiconductor processing techniques, a semiconductor device 302 has a patterned conductive layer 304. This layer 304 may be a top metal layer, which is normally intended for bond-out to the die, as defined by openings 306 in an insulating (e.g., passivation) layer 308 (typically nitride). In this manner, a bond pad would be defined which would have an area corresponding to the area of the opening 306 in the passivation layer 308. Normally (i.e., according to the prior art), a wire would be bonded to the bond pad.
  • According to the invention, a blanket layer 310 of metal material (e.g., aluminum) is deposited (such as by sputtering) over the passivation layer 308 in a manner that the conductive layer 310 conformally follows the topography of the layer 308, including “dipping” into the opening 306 and electrically contacting the layer 304. A patterned layer 312 of masking material (e.g., photoresist) is applied over the layer 310 with openings 314 aligned over the openings 306 in the passivation layer 308. Portions of the blanket conductive layer 310 are covered by the masking material 312, other portions of the blanket conductive layer 310 are exposed (not covered) within the openings 314 of the layer of masking material 312. The exposed portions of the blanket conductive layer, 310, within the openings 314 will serve as “pads” or “terminals” (compare 214), and may be gold plated (not shown).
  • An important feature of this technique is that the opening 314 is larger than the opening 306. As will be evident, this will result in a larger bond area (defined by the opening 132) than is otherwise (as defined by the opening 306) present on the semiconductor die 302.
  • Another important feature of this technique is that the conductive layer 310 acts as a shorting layer to protect the device 302 from damage during a process of electronic flame off (EFO) of the wire stem (core) 320.
  • An end 320 a of an inner core (wire stem) 320 is bonded to the top (as viewed) surface of the conductive layer 310, within the opening 314. The core 320 is configured to extend from the surface of the semiconductor die, to have a springable shape and is severed to have a tip 320 b, in the manner described hereinabove (e.g., by electronic flame off). Next, as shown in FIG. 3B, the shaped wire stem 320 is overcoated with one or more layers of conductive material 322, as described hereinabove (compare FIG. 2A). In FIG. 3B it can be seen that the overcoat material 322 completely envelops the wire stem 320 and also covers the conductive layer 310 within the area defined by the opening 314 in the photoresist 312.
  • The photoresist 312 is then removed (such as by chemical etching, or washing), and the substrate is subjected to selective etching (e.g., chemical etching) to remove all of the material from the conductive layer 310 except that portion 315 (e.g., pad, terminal) of the layer 310 which is covered by the material 322 overcoating the wire stem 320. Portions of the blanket conductive layer 310 previously covered by the masking material 312, and not overcoated with the material 322, are removed in this step, while the remaining portions of the blanket conductive material 310 which have been overcoated by the material 322 are not removed. This results in the structure shown in FIG. 3C, a significant advantage of which is that the resulting composite interconnection element 324 is securely anchored (by the coating material 322) to an area (which was defined by the opening 314 in the photoresist) which can easily be made to be larger than what would otherwise (e.g., in the prior art) be considered to be the contact area of a bond pad (i.e., the opening 306 in the passivation layer 308).
  • Another important advantage of this technique is that a hermetically-sealed (completely overcoated) connection is effected between the contact structure 324 and the terminal (pad) 315 to which it is mounted.
  • The techniques described hereinabove generally set forth a novel method for fabricating composite interconnection elements, the physical characteristics of which are readily tailored to exhibit a desired degree of resiliency.
  • Generally, the composite interconnection elements of the present invention are readily mounted to (or fabricated upon) a substrate (particularly a semiconductor die) in a manner in which the tips (e.g., 320 b) of the interconnection elements (e.g., 320) are readily caused to be coplanar with one another and can be at a different (e.g., greater pitch) than the terminals (e.g., bond pads) from which they originate.
  • It is within the scope of this invention that openings are made in the resist (e.g., 314) whereat resilient contact structures are not mounted. Rather, such openings could advantageously be employed to effect connections (such as by traditional wirebonding) to other pads on the same semiconductor die or on other semiconductor dies. This affords the manufacturer the ability to “customize” interconnections with a common layout of openings in the resist.
  • As shown in FIG. 3D, it is within the scope of this invention that the masking layer 312 can additionally be patterned, so as to leave additional conductive lines or areas upon the face of the semiconductor device 302 (i.e., in addition to providing openings 314 whereat the interconnection elements 324 are mounted and overcoated). This is illustrated in the figure by the “elongate” openings 324 a and 324 b extending to the openings 314 a and 314 b, respectively, and the “area” opening 324 c optionally (as shown) extending to the opening 314 c. (In this figure, elements 304, 308 and 310 are omitted, for illustrative clarity.) As set forth hereinabove, the overcoat material 322 will be deposited in these additional openings (324 a, 324 b; 324 c), and will prevent portions of the conductive layer 310 underlying these openings from being removed. In the case of such elongated and area openings (324 a, 324 b, 324 c) extending to contact openings (314 a, 314 b, 314 c), the elongated and area openings will be electrically connected to corresponding ones of the contact structures. This is useful in the context of providing (routing) conductive traces between (interconnecting) two or more terminals (315) directly upon the face of the electronic component (e.g., semiconductor device) 302. This is also useful for providing ground and/or power planes directly upon the electronic component 302. This is also useful in the context of closely adjacent (e.g., interleaved) elongated areas (which when plated, become lines), such as the elongated areas 324 a and 324 b, which can serve as on-chip (302) capacitors. Additionally, providing openings in the masking layer 312 at other than the locations of the contact structures 324 can help uniformize deposition of the subsequent overcoat material 322.
  • It is within the scope of this invention that the contact structures (324) are pre-fabricated, for example in the manner of FIGS. 2D-2F described hereinabove, and brazed to the terminals 315, either with or without tips (258) having controlled topography. This includes mounting the pre-fabricated contact structures to unsingulated (from a semiconductor wafer) semiconductor dies on a one-by-one basis, or several semiconductor dies at once. Additionally, the topography of a tip structure (258, 820, 864) can be controlled to be flat, to make an effective pressure connection with a z-axis conductive adhesive (868), described hereinbelow.
  • Exercising Semiconductor Devices
  • A well-known procedure among integrated circuit (chip) manufacturers is the burn-in and functional testing of chips. These techniques are typically performed after packaging the chips, and are collectively referred to herein as “exercising”.
  • Modern integrated circuits are generally produced by creating several, typically identical integrated circuit dies (usually as square or rectangular die sites) on a single (usually round) semiconductor wafer, then scribing and slicing the wafer to separate (singulate, dice) the dies (chips) from one another. An orthogonal grid of “scribe line” (kerf) areas extends between adjacent dies, and sometimes contain test structures, for evaluating the fabrication process. These scribe lines areas, and anything contained within them, will be destroyed when the dies are singulated from the wafer. The singulated (separated) dies are ultimately individually packaged, such as by making wire bond connections between bond pads on the die and conductive traces within the package body.
  • “Burn-in” is a process whereby a chip (die) is either simply powered up (“static” burn-in), or is powered up and has signals exercising to some degree the functionality of the chip (“dynamic” burn-in). In both cases, burn-in is typically performed at an elevated temperature and by making “temporary” (or removable) connections to the chip—the object being to identify chips that are defective, prior to packaging the chips. Burn-in is usually performed on a die-by-die basis, after the dies are singulated (diced) from the wafer, but it is also known to perform burn-in prior to singulating the dies. Typically, the temporary connections to the dies are made by test probes of by “flying wires”.
  • Functional testing can also be accomplished by making temporary connections to the dies. In some instances, each die is provided with built-in self test (self-starting, signal-generating) circuitry which will exercise some of the functionality of the chip. In many instances, a test jig must be fabricated for each die, with probe pins precisely aligned with bond pads on the particular die required to be exercised (tested and/or burned-in). These test jigs are relatively expensive, and require an inordinate amount of time to fabricate.
  • As a general proposition, package leads are optimized for assembly, not for burn-in (or functional testing). Prior art burn-in boards are costly, and are often subjected to thousands of cycles (i.e., generally one cycle per die that is tested). Moreover, different dies require different burn-in boards. Burn-in boards are expensive, which increases the overall cost of fabrication and which can only be amortized over large runs of particular devices.
  • Given that there has been some testing of the die prior to packaging the die, the die is packaged in order that the packaged die can be connected to external system components. As described hereinabove, packaging typically involves making some sort of “permanent” connection to the die, such as by bond wires. (Often, such “permanent” connections may be un-done and re-done, although this is not generally desirable.)
  • Evidently, the “temporary” connections required for burn-in and/or pre-packaging testing of the die(s) are often dissimilar from the “permanent” connections required for packaging the die (s).
  • It is an object of the present invention to provide a technique for making both temporary and permanent connections to electronic components, such as semiconductor dies, using the same interconnection structure.
  • It is a further object of the present invention to provide a technique for making temporary interconnections to dies, for performing burn-in and or testing of the dies, either before the dies are singulated from the wafer, or after the dies are singulated from the wafer.
  • It is a further object of the present invention to provide an improved technique for making temporary interconnections to dies, whether or not the same interconnect structure is employed to make permanent connections to the die(s).
  • According to the invention, resilient contact structures can serve “double duty” both as temporary and as permanent connections to an electronic component, such as a semiconductor die.
  • According to the present invention, resilient contact structures can be mounted directly to semiconductor dies, and the resilient contact structures can serve multiple purposes:
  • (a) the resilient contact structures can make reliable, temporary contact to test boards, which may be as simple and straightforward as ordinary printed circuit boards;
  • (b) the same resilient contact structures can make reliable permanent contact to circuit boards, when held in place by a spring clip, or the like; and
  • (c) the same resilient contact structures can make reliable permanent connection to circuit boards, by soldering.
  • Chip-Level Mounting Process
  • As mentioned hereinabove (e.g., with respect to FIGS. 3A-3C), it is well within the scope of this invention to mount the resilient contact structures of the present invention directly to (on) semiconductor dies. This is particularly significant when viewed against prior art techniques of wire bonding to dies which are disposed in some sort of package requiring external interconnect structures (e.g., pins, leads and the like). Generally, a semiconductor die is not tolerant of significant imposition of heat, such as is generally required when brazing pins to packages, because a significant amount of heat will cause carefully laid-out diffusion areas in the die to further diffuse. This is becoming more and more of a concern as device geometries shrink (e.g., to submicron geometries). As a general proposition, for any fabrication process (e.g., CMOS), there is a heat “budget”, and the impact of every processing step in which the die is subjected to heat (e.g., reflow glass) must be carefully considered and accounted for.
  • Generally, the present invention provides a technique for mounting contact structures directly to semiconductor dies, without significantly heating the die. Generally, the bonding of the wire stem to the die and the subsequent overcoating (e.g., plating) of the wire stem are performed at temperatures which are relatively “trivial” when compared to device fabrication processes (e.g., plasma etching, reflow glass) which subject the dies to temperatures on the order of several hundreds of degrees Celsius (° C.). For example, bonding of gold wires will typically occur at 140-175° C. Bonding of aluminum wires can occur at even lower temperatures, such as at room temperature. Plating temperatures are process dependent, but generally do not involve temperatures in excess of 100° C.
  • FIGS. 4A-4E illustrate the process of putting resilient contact structures on a silicon chip, or onto silicon chips (dies) prior to their having been singulated from a semiconductor wafer. An important feature of this process is the provision of a shorting layer (mentioned hereinabove with respect to the layer 310), which is important for overcoating the shaped wire stems of the resilient contact structures by electroplating (discussed hereinabove). Inasmuch as electroplating involves depositing material out of a solution in the presence of an electric field, and the electric field could damage sensitive semiconductor devices, as well as the fact that an electric arc (such as in electric flame-off techniques for severing the wire, as discussed hereinabove) certainly has the potential to damage semiconductor devices, the shorting layer will provide electrical protection, during the process, for such sensitive electronic components. Optionally, the shorting layer can also be grounded.
  • FIG. 4A shows a semiconductor substrate 402 having a plurality (two of many shown) bond pads 404. The bond pads 404 are covered by a passivation layer 406 (typically silicon nitride) which has openings over each of the bond pads 404. Typically, these openings in the passivation layer 406 permit a bond wire to be bonded to the bond pad, for wirebonding the substrate (e.g., die) to a leadframe or the like. For all intents and purposes, the openings in the passivation layer define the size (area) of the bond pad 404, irrespective of the fact that the metallization of the bond pad may (and typically will) extend beyond the opening in the passivation layer 406. (Typically, the bond pad, per se, is simply a location in a pattern of conductors in a layer of metallization.) The preceding is well known in the art of semiconductor fabrication, and additional layers of conductive, insulating and semiconducting material between the bond pads (top metallization layer) and the substrate 402 are omitted, for illustrative clarity. Typically, but not necessarily, the bond pads are all at the same level (e.g., if a preceding layer has been planarized) on the semiconductor substrate (device), and it is immaterial for the purposes of the present invention whether or not the bond pads are coplanar.
  • FIG. 4A further shows that the bond pads 404 are shorted together by a conductive layer 410 of aluminum, Ti—W—Cu (titanium-tungsten-copper), Cr—Cu (chromium-copper), or the like, applied by conventional processes to the entire surface of the substrate 402 (over the passivation layer 406 and into the openings in the passivation layer) so as to make electrical contact with the bond pads 404. A patterned layer of resist (photoresist) 412 is applied over the shorting layer 410, and is patterned to have openings 414 aligned directly over the bond pads 404; Notably, the openings 414 in the resist layer 412 can be of an arbitrary size, and are preferably larger than the openings in the passivation layer 406 so that a “virtual” bond pad (defined by the opening 414 through the resist 412 to the shorting layer 410) has a larger area than the “actual” bond pad 404. According to an aspect of the invention, the area of the virtual bond pad is significantly, such as up to 10%, 20%, 30%, 40, 50%, 60%, 70%, 80%, 90% or 100% larger than the actual bond pad (as defined by the opening in the passivation layer. Typically, bond pads (and their openings) are square (as viewed from above). However, the particular shape of the bond pads is not particularly germane to the present inventions which is applicable to bond pads having rectangular, round or oval shapes, and the like.
  • FIG. 4B illustrates a next step in the process of mounting resilient contact structures to the substrate 402. Wires 420 are bonded at their distal ends 420 a to the shorting layer, in the openings 414, and fashioned to have a shape suitable for functioning as a resilient contact structure when overcoated. Generally, any of the above-mentioned techniques for fashioning, wire stem shapes can be employed in this step. In this example, the wire 420 is fashioned into a wire stem having a shape similar to the shape set forth in FIG. 2A.
  • FIG. 4C illustrates a next step in the process of mounting resilient contact structures to the substrate 402, wherein the wire stems (shaped wires 420) are overcoated with one (or more) layer(s) 422 of a conductive material. (As in previous examples, only the topmost layer of multilayer coatings are required to be conductive.) Again, any of the aforementioned processes and materials for overcoating shaped wire stems may be employed in this step. In this example, the wire (1420) is electroplated (overcoated) with nickel. As in the previous examples, the overcoat is what determines the resiliency of the resulting contact structure, and also greatly enhances the anchoring of the contact structure to the substrate. In this example, the entire substrate is submersed in an electroplating bath, and nickel is plated up inherently selectively on the wire stems and in the openings 414 of the resist 412 (nickel will not electroplate to resist material). In this manner, resilient contact structures 430 are provided FIG. 4D illustrates a next step in the process of mounting resilient contact structures to the substrate 402, wherein the wire stems (1420) have been overcoated (1422) to form resilient contact structures 430. The resist 412 layer, evident in the last three steps, has been removed. At this point in the process, the virtual bond pads are simply contact areas (compare 110) on the continuous shorting layer 410.
  • FIG. 4E illustrates a final step in the process of mounting resilient contact structures to the substrate 402. In this step the shorting layer 410 is removed at all location except under the overcoating 422. For shorting layers formed of materials that are readily selectively etched (i.e., without etching the overcoat material 422 or the passivation material 406), this can be accomplished by selective wet etching (i.e., by selecting the appropriate etchant). The only “basic” requirement to implement selective etching, in this example, is that the material of the layer 410 is different from the material of the coating 422, and that there is a reagent which will dissolve the one (1410) without dissolving the other (422). This is well within the purview of one having ordinary skill in the art to which the present invention most nearly pertains.
  • A distinct advantage of the process of the present invention is that a larger “virtual” contact area is created than otherwise existed (i.e., in the opening of the passivation layer). The overcoat 422 firmly anchors the wire stem 420 to this virtual contact area, greatly increasing the base adhesion of the wire stem. Moreover, although a die substrate may have square (or rectangular, or round) actual contact pads, the process of the present invention allows for the creation of virtual contact pads (openings in the resist 412 of any profile (e.g., rectangular, round, oval, etc.). Moreover, it is only required that the virtual contact pad overlap the actual contact pad. In other words, the center of the virtual contact pad can be offset from the center of the actual contact pad. This permits “staggering” the tips (distal ends) of the resilient contacts, a feature which would otherwise (if bonding directly to a linear array of actual contact pads) would require fashioning at least two different wire shapes or orientations.
  • As mentioned hereinabove, this process of mounting resilient contact structures (430) to a substrate can be performed on a already-singulated die, or on dies (die sites) prior to their having been singulated from a semiconductor wafer.
  • The steps described hereinabove can also be performed on semiconductor dies which have not been singulated from a wafer. (See FIG. 5, hereinbelow, for a discussion of mounting contact structures to dies prior to singulating the dies from the wafer.)
  • FIGS. 4F and 4G, discussed immediately hereinbelow, describe a process similar to the process of FIGS. 4A-4E, but wherein contact structures are applied to dies prior to singulating the dies from a wafer.
  • FIG. 4F illustrates a post-finishing step wherein the resilient contact structures 430 have been mounted to a plurality of die sites 402 a and 402 b (two of many shown) on a semiconductor wafer. A suitable scribing or kerfing tool 450 (such as a saw) is brought to bear on the wafer, between adjacent die sites, resulting in a plurality of singulated dies, each die having resilient contact structures mounted thereto.
  • FIG. 4G illustrates another, optional post-finishing step, which can be performed prior to or after (i.e., independently of) the post-finishing step shown in FIG. 4F. In this step, a suitable hermetic (e.g., polymer) coating 460 is applied to the surface of the substrate, covering the entire surface as well as the proximal ends 430 a of the resilient contact structures 430, as well as the edges of the substrate (as shown). Typically (i.e., preferably) such coatings are an insulating material, and covering the distal end (tip) 430 b of the resilient contact structure 430 is to be avoided (as shown). If not avoidable, insulating material (1460) covering the tip 430 b of the resilient contact structure must be removed. Additionally, coating any more than an incidental (very small) portion of the length of the resilient contact structure with the insulating material (1460) is to be rigorously avoided, as the insulating material may alter the resilient (spring) characteristics of the contact structure 430 imparted thereto (largely) by the overcoat 422. This step represents an important feature of the invention in that semiconductor dies, especially the aluminum bond pads thereof, can hermetically be sealed from the environment (atmosphere). Such hermetic sealing of the die permits the use of less hermetic (and typically less expensive) packages to be used. For example, ceramic packages are very hermetic (moisture proof) and very expensive. Plastic packages are less hermetic, and less expensive. PCB-substrate type packages tend to be even less hermetic, and comparable in cost to plastic packages.
  • Wafer-Level Mounting Resilient Contact Structures
  • Discussions set forth hereinabove have generally emphasized mounting the resilient contact structures of the present invention to discrete substrates, including to semiconductor dies. The present invention is of broader scope, and is especially advantageous for mounting the resilient contact structures of the present invention to dies, prior to singulating (dicing) the dies from a wafer. This affords the opportunity to perform testing and burn-in of unsingulated dies prior to dicing them from the wafer, using the resilient interconnection techniques of the present invention. The mounting of contact structures to unsingulated dies has been briefly discussed hereinabove, with respect to FIGS. 4F and 4G.
  • Generally, in the prior art, testing unsingulated dies at wafer-level required some sort of die selection techniques, whether electrical (e.g., die selection mechanism built into the wafer and/or dies) or mechanical (e.g., probes, flying wires, and the like), both of which tends to be complex and add a significant increment to the cost of production. The opportunity, according to the present invention, to construct “final” contact structures on unsingulated dies, and to use these contact structures both for testing and permanently connecting the dies, avoids these intermediate steps, and will also tend to be more economical than test-after-dice methodologies.
  • Additionally, during the fabrication of dies on a wafer, it is often the case that imperfections in the wafer will be identified prior to wafer processing. Any dies fabricated at such imperfect die sites should immediately be discarded (after dicing), without even “bothering” to test these dies.
  • FIG. 5 illustrates a portion 502 of a semiconductor wafer, illustrating a plurality of die sites 504 a . . . 504 o defined by a grid of kerf (scribe) lines 506. Resilient contact structures 530 have been mounted to bond pads (not shown) on each of die sites 504 a . . . 504 d and 504 f . . . 504 o. Resilient contact structures (530) are not mounted to the die site 504 e (which may have been determined, prior to mounting the resilient contact structures, to be defective). As shown in this figure, all of the resilient contact structures on a die site are “oriented” so no portion of the resilient contact structure occupies a position directly above a kerf line 506.
  • After singulating the dies from the wafer, they can be coated (or encapsulated) with a suitable insulating material, leaving the tips of the resilient contact structures exposed for subsequent interconnect to a board or to a card.
  • Generally, the ability to fabricate resilient contact structures directly on semiconductor dies, prior to singulating the dies from a wafer, represents a tremendous advantage in the overall process of manufacturing semiconductor devices. This can be exemplified by the following:
  • In a typical process flow of the prior art, dies are probed while on the wafer, then are diced from the wafer, then are mounted to a die attach pad on a leadframe, then are wirebonded to fingers of the leadframe, then the assembly of die and leadframe are inserted into a mold for encapsulation, and the resulting packaged die is removed from the mold, trimmed (e.g., of “flash”) and formed (e.g., the portions of the leadframe fingers extending from the package body are formed into suitable gull-wing configurations or the like.
  • In a typical process flow of the present invention, dies are probed while on the wafer, resilient contact structures are mounted to the “good” (passed) dies, the dies are diced from the wafer, then the dies are coated or encapsulated. As a general proposition, it is preferred that probing dies in the manner described hereinabove be limited to dies having fewer than one hundred bond pads to be probed, such as memory devices. Nevertheless, probing dies at the wafer level (prior to singulation), especially for purposes of burn-in, is greatly facilitated by the disclosed process.
  • In FIG. 5, the resilient contact structures 530 on any are disposed on two sides of a die, and the resilient contact structures on any one side of the die are illustrated as all being shaped the same and oriented in the same direction. This establishes a “pitch”, or spacing between tips of adjacent resilient contact structures which, as is evident, will be the same as the pitch of the bond pads to which the resilient contact structures are mounted.
  • This illustrates an advantage of the invention, in that resilient contact structures, suitable for connecting directly to a printed circuit board or the like, can be mounted directly to semiconductor (e.g., silicon) devices, to form a “chip size package”.
  • Such a device, with resilient contact structures mounted directly thereto is ready for test and burn-in, and ready for interconnecting to a card or a board, as discussed, for example, with respect to FIGS. 7A and 7B, in greater detail hereinbelow.
  • For purposes of this discussion, it is assumed that a given semiconductor device will have a lower limit on how close bond pads can be disposed, especially a single row of bond pads, and that this lower limit establishes a pitch for what is termed herein the “pin-out” of the device. (It is understood that the term “pin-out” is typically used to describe the signal assignments of bond pads rather than their physical spacing.) This pin-out pitch tends to be relatively fine (small), as compared with pad spacing which can feasibly be achieved on printed circuit boards, which partially accounts for the general acceptance of using bond wires, lead frames, and the like, in the context of packaging dies, to amplify (spread) the pin-out pitch.
  • Generally, a critical constraint on board design is that contact (solder) pads must be spaced far enough apart so that, in some cases, conductive traces can pass therebetween to effect “complex” interconnection schemes. Moreover, as a general proposition, the larger the solder pad, the better, as it will “accept” more solder—making for a more reliable solder connection.
  • According to a feature of the invention, resilient contact structures having various shapes and orientations can be mounted to substrates (e.g., semiconductor dies), which is useful in increasing the effective pitch of the device pin-out.
  • Moreover, it is possible, when mounting resilient contact structures to singulated dies, it is a relatively straightforward matter to shape the contacts so that they extend beyond the perimeter of the die. Generally, when mounting resilient contact structures to electronic components, according to the present invention, the shape and extent of the wire stem (which will be overcoated) is virtually unconstrained, readily allowing for fan-out (increasing from a relatively small spacing, such as on a die, to relatively larger spacing, such as on a printed circuit board).
  • It is, however, within the scope of this invention that contact structures extending beyond the perimeter of a die can be mounted to unsingulated dies on a wafer. This would require, for example, sawing the wafer from the opposite side, since such contact structures would overlie the kerf lines.
  • Another advantage of the present invention is that, when the wire stem is plated (overcoated), the overcoat material can be permitted to build up in areas of the electronic component which are not specifically intended for making interconnections. For example, the edges of the electronic component could be plated while plating wire stems mounted to the face of the electronic component. Or, the opposite side of the electronic component can be plated while plating the wire stems. Generally, any area on the electronic component which is not masked will be plated. (In many of the embodiments described hereinabove, the contact area (e.g., 110) where the wire stem is bonded to the electronic component is defined by an opening in photoresist, or the like.)
  • FIG. 5A illustrates an embodiment of the invention wherein the orientation of contact structures is staggered to increase their effective density, and is similar to FIG. 24 of CASE-2. The figure illustrates a semiconductor die 520 atop which a plurality of dissimilar contact structures have been mounted, according to the techniques set forth above. A “first portion 522 of the contact structures are configured (shaped, bent) to have a relatively large offset (i.e., distal end from the proximal end). A second portion 524 of the contact structures are configured (shaped, bent) to have a relatively small offset (i.e., distal end from the proximal end). In this manner, as illustrated, the spacing between the proximal ends of adjacent contact structures (522 and 524) is “m”, and the spacing between the distal ends of adjacent contact structures is “n”, where n>m. For example, “m” is approximately five mils, and “n” is five-to-ten mils. As further shown in the figure, straight contact structures 528 extending normal to the surface of the electronic component 520 can be formed on the electronic component. These contact structures 528 are intended to function as alignment pins which will mate with corresponding alignment features (such as holes) on another electronic component such as a printed circuit board (PCB). Preferably, these alignment pins 528 are not resilient, but they may certainly be fabricated in the same process steps as the resilient contact structures 522 and 524.
  • Optionally, an encapsulant can be disposed on the surface of the substrate, encompassing the lower (as viewed) portions of the contact structures, mechanically reinforcing the attachment of the resilient contact structures to the surface of the substrate.
  • The staggering of the tips of the contact structures, according to the present invention, allows the designer to relax the “ground rules” (design rules) for a board to which the electronic component will be mounted, allowing for contact (soldering) pads disposed further from one another and/or larger individual soldering pads.
  • In use, temporary connections can be made to the electronic component 520 via the contact structures (522, 524 526), and subsequent permanent connections can be made to the electronic component 520 via the same contact structures (522, 524 526), in the manner discussed hereinabove with respect to FIGS. 7A and 7B (described hereinbelow). This facilitates wafer-level exercising (testing and burning-in) of un-singulated dies on a wafer, if desired, a feature which is particularly advantageous for semiconductor memory devices (but not limited thereto). It is within the scope of this invention that the contact structures 522, 524, 526 and 528 are gang-transferred to the wafer (or chip) 520, in the manner set forth hereinabove. The gang-transfer technique generally avoids the need to form a shorting layer (compare 126) on the electronic component, since the contact structures are fabricated “off-line” (i.e., on a sacrificial substrate).
  • No Shorting Layer Required
  • In a number of the embodiments described hereinabove, the use of a shorting layer has been described (see, e.g., conductive layer 310 in FIGS. 3A-3C). A shorting layer is useful when overcoating the wire stems by electroplating processes. The use of a conductive sacrificial structure, to which all of the wire stems are connected, also facilitates electroplating, by similarly shorting out (electrically connecting together) a plurality of wire stems.
  • FIG. 6A illustrates a first step in a process, wherein a sacrificial structure 602 is used in connection with shaping and overcoating a plurality of wire stems 630 and 632 mounted (bonded) to a semiconductor die 612.
  • The sacrificial structure 602 is formed as a cage-like structure, from a conductive (and readily removed, in a final step of the process) material, such as aluminum, and includes an outer ring 604 defining an area into which the die 612 is disposed, and a cross-bar 606 spanning from one side of the ring, 604 (as shown) to an opposite side (not visible in this cross-sectional perspective drawing) of the ring 604. This results in their being openings 608 and 610 spanning from the one side of the ring to the opposite side of the ring, parallel to the cross-bar 606 (and to one another).
  • Generally, the sacrificial structure (cage) is positioned over the semiconductor die 612, so that the openings 608 and 610 are aligned with respective parallel rows of bond pads on the die 612, prior to mounting the wire stems 630 and 632 to the die 612.
  • As shown, the wire stems in each row of bond pads along a respective side of the die extend alternately to the outer ring 604 and the inner cross-bar 606, and are bonded to the sacrificial structure, such as by having their distal ends wedge-bonded thereto. In this manner, the sacrificial structure 602 shorts all of the wire stems together, and is readily connected to (not shown) for subsequent plating of the wire stems.
  • FIG. 6B shows a next step in the process, wherein the wire stems 630 and 632 are plated, in the manner described hereinabove, to function as resilient contact structures 640 and 642, respectively.
  • In the next step, it is desired to remove (eliminate) the sacrificial structure, and there are generally two possibilities: (i) the distal ends of the resilient contact structures can be severed (cut) from the sacrificial structure, or (ii) the sacrificial structure can be dissolved (e.g., etched) away without severing the tips of the resilient contact structure.
  • FIG. 6C shows the first possibility, wherein the sacrificial structure (602) has been dissolved away, leaving the die 612 with the resilient contact structures 640 and 642 mounted thereto. Whereas in most of the previous embodiments, it was generally intended that the extreme distal ends of the resilient contact structures make contact with another component, in this embodiment the resilient contact structures 640 and 642 are shaped so that an intermediate portion 640 c and 642 c of the contact structures 640 and 642, respectively, make contact (as indicated by the arrows labelled “C”) to another component (not shown).
  • Generally, by alternating the orientation of the contact structures 640 (pointing in towards the interior of the die surface) and 642 (pointing out towards the exterior of the die), the effective pitch of the contact structures can be larger than the pin-out pitch of the die. (Compare FIG. 5A). Vis-a-vis the interior-pointing contact structures 640, there is a gap between their tips 640 b and the surface of the die, in a manner akin to the embodiment shown and described with respect to FIGS. 8A-8C of the PARENT CASE, which allows for deflection of the resilient contact structure without its tip contacting the surface of the semiconductor die. Vis-a-vis the exterior-pointing contact structures 642, their tips 642 b are off the edge of the die 612, presenting no such apparent problem (i.e., the tip of the contact structure touching the surface of the die, in response to contact forces).
  • Throughout FIGS. 6A-6C, the die 612 is shown with a passivation layer 614 on its top (as viewed) surface, in the manner described hereinabove.
  • FIG. 6D illustrates an alternate sequence of events, wherein the sacrificial structure 602 is removed prior to overcoating the wire stems 630 and 632. The first step, described with respect to FIG. 6A would remain the same, and a resulting structure would be as illustrated in FIG. 6C.
  • The technique described hereinabove with respect to FIGS. 6A-6C can be performed at wafer-level, simply by providing a thinner sacrificial structure (602) which simply sits atop the wafer (rather than extending below the side edges of individual dies, as illustrated in FIGS. 6A-6C).
  • It is within the scope of this invention that the electronic component (612) is “freed” from the sacrificial structure (602) simply by cutting the contact structures (e.g., of FIG. 6B) or the wire stems (e.g., of FIG. 6D).
  • A general advantage of using a sacrificial structure (e.g., 602) is that no electronic flame-off is required, which otherwise would subject the electronic component (612) to extremely high and potentially-damaging voltages (e.g., 2000 volts).
  • It is also within the scope of this invention that the contact structures (or wire stems) can stabilized, such as with a hard wax material (or with a suitable casting material, such as thermally-meltable, solution-soluble polymer), and subjected to grinding (polishing) in a plane parallel to the plane of the electronic component, which will result in the contact portion (e.g., 642 c) becoming the free end of the contact structure (e.g., by polishing completely through the contact structure or wire stem). This is described hereinbelow, for example, with respect to FIG. 8C.
  • When using any of the “mechanical” severing techniques described herein, not only are problems associated with the high voltage of spark-severing avoided, but the height of the resulting contact structures is assured, in a direct, physical, straightforward manner.
  • Using Contacts Mounted on Semiconductor Devices Both for Exercising and Packaging the Devices
  • An important feature of the present invention is that by mounting resilient contact structures (composite interconnection elements) directly to bond pads on semiconductor dies, prior to their being singulated (separated) from a wafer, the same resilient contact structures can be used to exercise (test and/or burn-in) the semiconductor devices and to package the semiconductor devices (after they have been singulated).
  • FIG. 7A illustrates a plurality (two of many shown) of semiconductor devices (dies) 702 and 704 prior to singulating the devices from a semiconductor wafer. A boundary between the two devices is indicated by the notch 706. (The notch may or may not actually exist, and represents the position of a kerf (line) where the wafer will be sawed to singulate the devices.)
  • A plurality (two of many shown, on each device 702 and 704, respectively) of resilient contact structures 708 (compare 430) are directly mounted to the devices 702 and 704, respectively, in the manner described hereinabove, for example, with respect to FIGS. 3A-3C and 4A-4G.
  • A test board 710 having a plurality (four of many shown) of contact pads (terminals) 712 is brought to bear against the wafer, or vice-versa, so that each of the contact pads effects a pressure connection with a corresponding one of the resilient contact structures. In this manner, a technique is provided for performing “socketless” test and burn-in of unsingulated semiconductor devices.
  • The test card 710 can be as straightforward (e.g., readily and inexpensively manufactured) printed circuit board (PCB) having a plurality of pads 712 disposed on its top (as viewed) surface.
  • The wafer ( devices 702, 704 and additional devices) are aligned with the card 710, using any suitable alignment means (such as locating pins, not shown) so that each resilient contact structure 708 bears upon a corresponding pad 712. This effects a resilient, “temporary” connection between the card 710 and the electronic components 702 and 704. The card 710 may be provided with edge connectors or the like (not shown) and optionally with built-in test circuitry (not shown), so that test and burn-in of the component is readily performed.
  • Among the advantages of this technique are that a “special” probe card having its own resilient probe elements is not required, and need not be constructed in order to perform these testing (and burn-in) operations.
  • An important advantage accruing to the technique illustrated in FIG. 7A is that the resilient contact structures 708 each stand on their own (disassociated from one another), and can be fabricated to extend to a significant distance from the surface of the die (702, 704). This is important, in that it provides an appreciable “dead space” both between the resilient contact structures and between the opposing surfaces of the die (e.g., 702) and the test card 710. This dead space 714 is exemplified by and is illustrated in dashed lines between the opposing surfaces of the die 702 and the test card 710. In many semiconductor applications, it is beneficial to provide decoupling capacitors as close to interconnections as possible. According to the present invention, there is ample space for decoupling capacitors (not shown) to be located in the otherwise “dead space” 714. Such decoupling capacitors can be mounted to either the semiconductor die (702) or to the test card.
  • FIG. 7B illustrates that the same resilient contact structures 708 that were used for socketless test and burn-in of the unsingulated semiconductor devices (e.g., 702) can subsequently advantageously be employed, without modification, to effect a “permanent”, connection between the electronic component 702 and an interconnection substrate (system board) 720, or the like. The substrate 720 is provided with a plurality of contact pads 722 aligned, on a one-for-one basis, with the tips of the resilient contact structures 708 on the component 702. A permanent connection between component 702 and the substrate 720 can be accomplished (i) by applying “permanent” pressure to the component 702, via spring clips and the like (not shown), to bias the component against the substrate, or (ii) by soldering the component 702 to the substrate 720.
  • As shown, the resilient contact structures 708 are soldered to the pads 722 on the substrate 720. This is readily accomplished by preparing each pad with a quantity of solder (e.g., solder paste), urging the component 302 against the substrate, and running the assembly through a furnace, for reflowing (thermally cycling) the solder. The reflowed solder is illustrated in FIG. 7B as solder fillets 724.
  • In a manner similar to that shown with respect to FIG. 7B, there is an appreciable dead space (714) between the resilient contact structures and between the opposing surfaces of the die 702 and the wiring substrate 720 whereat decoupling capacitors and the like can be disposed.
  • The inventive technique of using the same resilient contact structures (728) for making both temporary and permanent connections to an electronic component is especially beneficial in the context of resilient contact structures mounted to active semiconductor devices (i.e., bare, unpackaged dies).
  • Another benefit of the inventive technique shown and described with respect to FIGS. 7A and 7B is that for both the test card (710) and the wiring substrate (720), the layout of terminals (712, 722) is essentially the same, “mirroring” the layout of the bond pads (i.e., the resilient contact structures 708) on the semiconductor die. (Vis-a-vis the test card 710, this “sameness” applies on a per-die basis, and is replicated when the test card is sized to exercise multiple unsingulated dies.) In practical terms, this means that the same general “design” (terminal layout) can be applied to both the test card and the wiring substrate, thereby obviating the need to have one design for a probe card and another design for the wiring substrate.
  • It is within the scope of this invention that tip structures, such as the tip structures 820 described hereinbelow, can be mounted to the tips of the resilient contact structures 708, including prior to excising the unsingulated semiconductor dies 702 and 704.
  • Packaging Flow
  • The concept of mounting composite interconnection elements (wire stems having at least one layer of a conductive, metallic coating) to semiconductor devices, at wafer-level, and re-using the same interconnection elements for both testing/burn-in (temporary connection) and for final packaging (permanent connection) of the semiconductor devices was first mentioned in the aforementioned commonly-owned U.S. patent application Ser. No. 08/152,812, and was further elaborated upon in the aforementioned commonly-owned U.S. patent application Ser. No. 08/340,144 (including corresponding PCT/US94/13373). For example, as described in the latter:
  • “it [is] possible to mount contacts on devices in either wafer or singulated form.”
  • “it is possible to make contact to the semiconductor devices in the wafer prior to die cutting [the] wafer.”
  • “the processes . . . can be utilized with semiconductor devices in wafer form as well as with single semiconductor devices.”,
  • “ . . . capable of being tested at its full functional speed by yieldably urging the tips of the contact structures . . . into compressive engagement with matching contact terminals provided on a test substrate . . . ”
  • “ . . . can also be used for burn-in testing of the semiconductor device.”
  • “By use of resilient contact structures carried by semiconductor devices . . . and using the same to make yieldable and disengageable contacts with contact pads carried by test and burn-in substrates, testing and burn-in can readily be accomplished . . . thereby avoiding the need for first level semiconductor packaging.”
  • FIG. 7C illustrates an exemplary path 740 that a semiconductor device follows from its fabrication on a semiconductor wafer to final assembly (packaging), according to the prior art. As illustrated by the step 742 (“WAFER FAB”), a plurality of semiconductor devices are fabricated on a semiconductor wafer. Next, in a step 744 (“WAFER PROBE/MAP”) the semiconductor devices on the wafer are probed, and a “map” is created to indicate which semiconductor devices have successfully been fabricated, and which semiconductor devices have failed to be successfully fabricated. Next, in a step 746 (“WAFER SAW”) the wafer is sawed to singulate the semiconductor devices, and the good dies are set aside for packaging and further testing. The steps 744 and 746, offset by dashed lines, comprise the wafer processing phase of the overall process flow.
  • Next, the successfully fabricated dies are packaged, such as by attaching (“DIE ATTACH”; step 748) the dies to a paddle of a leadframe, wirebonding (“WIRE BOND”; step 750) bond pads on the dies to leadframe fingers, overmolding (“OVERMOLD”; step 752) the die and leadframe (e.g., with plastic molding compound), optionally solder plating (“SOLDER PLATE”; step 754) external (to the package body) exposed portions of the leadframe fingers, trimming (“dejunking”) excess molding compound (“flash”) and forming (e.g., gullwings, J-leads) the external portions of the leadframe fingers (“TRIM & FORM”; step 756), placing the packaged dies in a tray pack (“TRAY PACK”; step 758) which can withstand the relatively high temperatures of a burn-in furnace, performing burn-in (“BURN-IN”; step 760), and further testing (“SPEED SORT”; step 762) the packaged semiconductor devices to sort the devices according to prescribed criteria (e.g., performance specifications, such as operating speed). (At the completion of the step 762, feedback can be provided to the wafer fab 742.) These steps 744 . . . 762 are illustrative of a chip packaging phase of the overall process flow. In a final step (“SMT CARD ASSEMBLY”; step 764), the packaged, sorted semiconductor device is mounted (such as by surface mount (SMT) to a wiring substrate (card). The same steps would generally apply to semiconductor devices packaged without leadframes (e.g., ball grid array packages).
  • The process of burning-in a semiconductor device involves powering up the device at an elevated temperature. Evidently, the materials of the package (e.g., plastic) impose constraints upon the temperatures to which the packaged semiconductor device can be exposed in a burn-in furnace. A common burn-in regime involves heating the packaged semiconductor device to a temperature of 125° C. for a period of 168 hours. As discussed hereinbelow, a benefit of the present invention is that semiconductor devices can be burned in at temperatures greater than 125° C., such as at 150° C. and equivalent results will accrue in a much shorter amount of time, such as in 3 minutes (versus 168 hours).
  • Certain concerns arise when performing burn-in on already-packaged semiconductor devices. Very few packages can tolerate prolonged exposure to high temperatures, especially when non-metallic or non-ceramic materials are included in the packaging.
  • FIG. 7D illustrates an exemplary path 780 that a semiconductor device follows from its fabrication on a semiconductor wafer to final assembly (packaging), according to the present invention. As illustrated by the step 782 (“WAFER FAB”; compare 742), a plurality of semiconductor devices are fabricated on a semiconductor wafer.
  • In a next step 784 (“WAFER PROBE/MAP”; compare 744) the semiconductor devices on the wafer may be probed, and a “map” created to identify which semiconductor devices have successfully been fabricated, and which semiconductor devices have failed to be successfully fabricated. (As discussed hereinbelow, this step 784 could be omitted, or performed later in the process flow.)
  • In a next step 786 (“SPUTTER/RESIST/PAD PLATE”), the wafer is processed, for example by sputtering a blanket conductive layer, applying and patterning a masking material such as photoresist, performing pad (terminal) plating, and the like, as described hereinabove, in preparation for mounting resilient contacts thereto (see FIGS. 3A-3C). Optionally, the step 784 could be performed after the step 786.
  • In a next step 788 (“SPRING ATTACH)”, the aforementioned core portions (compare 112; 122, 132, 142, 152, 216, 320; also referred to as “wire stems”) of the resilient contact structures (composite interconnection elements) are attached to the pads (terminals). This may be done on only those dies that have passed the initial wafer probing (step 784). Alternatively, even those dies that failed in initial wafer probing (step 784) can have core portions attached thereto, to uniformize subsequent overcoating (step 790, described hereinafter).
  • In a next step 790 (“SPRING DEPOSIT/STRIP”), the overcoat material is applied over the cores, and the masking material (photoresist) and portions of the blanket conductive layer underlying the masking material are removed (see FIGS. 3A-3C) Optionally, the step 784 could be performed after the step 786.
  • Next, in a step 792 (“HOT CHUCK BURN-IN”), the unpackaged semiconductor devices are burned-in. Power is provided to the unsingulated semiconductor devices by making pressure connections to the resilient contact structures (composite interconnection elements) mounted to the unsingulated semiconductor devices.
  • Preferably, the burn-in step 792 is performed at a temperature of at least 150° C. Since the semiconductor device is not yet packaged, and since the composite interconnection elements mounted to the semiconductor devices are entirely metallic, at this stage of the process, it is possible to subject the semiconductor device to temperatures that would otherwise be destructive of packaged semiconductor devices (compare step 760) which include materials which cannot sustain such elevated temperatures. Burn-in can be performed upon all of the wafer-resident (un-singulated) semiconductor devices, or upon selected portions of the wafer-resident semiconductor devices.
  • According to an aspect of the invention, unpackaged semiconductor devices can be burned in at temperatures greater than 125° C., such as at least 150° C. (including at least 175° C. and at least 200° C.) and satisfactory results will be obtained in a matter of several (e.g., 3) minutes, rather than several (e.g., 168) hours. Evidently, the quicker that burn-in can be performed, the shorter the overall process time will be and commensurate cost savings will accrue. The use of higher burn-in temperatures is facilitated by the fact that the composite interconnection elements of the present invention are metallic structures. According to this feature of the invention, satisfactory burn-in can be performed in less, than 60 minutes, including less than 30 minutes and less than 10 minutes.
  • Next, in a step 794 (“SPEED SORT”; compare 762), the unpackaged semiconductor devices are tested to sort the devices according to prescribed criteria (e.g., performance specifications). This can be performed on one unsingulated die at a time (testing a plurality of unsingulated dies in sequence), or can be performed on more than one die at a time. At the completion of this step, feedback can be provided (e.g., yield problems reported) to the wafer fab 782. If high yield is observed in this step 796, it may be desired to omit the probing step 784 entirely.
  • Next, in a step 796 (“WAFER SAW”; compare 746), the semiconductor devices are singulated (separated) from the wafer.
  • These steps 784 . . . 796 are illustrative of a chip packaging phase of the overall process flow (methodology) of the present invention.
  • In a final step 798 (“SMT CARD ASSEMBLY”; compare step 764), the unpackaged, sorted semiconductor device is finally assembled, such as by surface mount (SMT) to a wiring substrate (card).
  • Pre-Fabricating Tip Structures, Processing Composite Interconnection Elements, and Joining the Tip Structures to the Interconnection Elements
  • FIGS. 2D-2F, discussed hereinabove, disclose a technique for fabricating tip structures (258) on a sacrificial substrate (254), and fabricating composite interconnection elements 264 on the tip structures (258) for subsequent mounting to terminals of an electronic component.
  • FIG. 8A illustrates an alternate technique 800 for fabricating composite interconnection elements having pre-fabricated tip structures brazed (e.g.) thereto, and is particularly useful in the context of resilient contact structures residing on semiconductor devices.
  • In this example, a silicon substrate (wafer) 802 having a top (as viewed) surface is used as the sacrificial substrate. A layer 804 of titanium is deposited (e.g., by sputtering) onto the top surface of the silicon substrate 802, and has a thickness of approximately 250 Å (1 Å=0.1 nm=10−10 m). A layer 806 of aluminum is deposited (e.g., by sputtering) atop the titanium layer 804, and has a thickness of approximately 10,000 Å. The titanium layer 804 is optional and serves as an adhesion layer for the aluminum layer 806. A layer 808 of copper is deposited (e.g., by sputtering) atop the aluminum layer 806, and has a thickness of approximately 5,000 Å. A layer 810 of masking material (e.g., photoresist) is deposited atop the copper layer 808, and has a thickness of approximately 2 mils. The masking layer 810 is processed in any suitable manner to have a plurality (three of many shown) of holes 812 extending through the photoresist layer 810 to the underlying copper layer 808. For example, each hole 812 may be 6 mils in diameter, and the holes 812 may be arranged at a pitch (center-to-center) of 10 mils. The sacrificial substrate 802 has, in this manner, been prepared for fabricating a plurality of multi-layer contact tips within the holes 812, as follows:
  • A layer 814 of nickel is deposited, such as by plating, onto the copper layer 808, and has a thickness of approximately 1.0-1.5 mils. Optionally, a thin layer (not shown) of a noble metal such as rhodium can be deposited onto the copper layer prior to depositing the nickel. Next, a layer 816 of gold is deposited, such as by plating, onto the nickel 814. The multi-layer structure of nickel and aluminum (and, optionally, rhodium) will serve as a fabricated tip structure (820, as shown in FIG. 8B).
  • Next, as illustrated in FIG. 8B, the photoresist 810 is stripped away (using any suitable solvent), leaving a plurality of fabricated tip structures 820 sitting atop the copper layer 808. Next, the copper (808) is subjected to a quick etch process, thereby exposing the aluminum layer 806. As will be evident, aluminum is useful in subsequent steps since it is substantially non-wettable with respect to solder and braze materials.
  • It bears mention that it is preferred to pattern the photoresist with additional holes within which “ersatz” tip structures 822 may be fabricated in the same process steps employed to fabricate the tip structures 820. These ersatz tip structures 822 will serve to uniformize the aforementioned plating steps in a manner that is well known and understood, by reducing abrupt gradients (non-uniformities) from manifesting themselves across the surface being plated. Such structures (822) are known in the field of plating as “robbers”.
  • Next, solder or brazing paste (“joining material”) 824 is deposited onto the top (as viewed) surfaces of the tip structures 820. (There is no need to deposit the paste onto the tops of the ersatz tip structures 822). This is implemented in any suitable manner, such as with a stainless steel screen or stencil. A typical paste (joining material) 824 would contain gold-tin alloy (in a flux matrix) exhibiting, for example, 1 mil spheres (balls).
  • The tip structures 820 are now ready to be mounted (e.g., brazed) to ends (tips) of resilient contact structures, preferably the composite interconnect elements of the present invention. However, it is preferred that the composite interconnect elements first be specially “prepared” to receive the tip structures 820.
  • FIG. 8C illustrates a technique 850 for preparing one 830 of a plurality of unsingulated semiconductor devices with a plurality (two of many shown) of composite interconnection elements 832 (compare 324) in anticipation of tip structures (820) being mounted to the ends of the composite interconnection elements 832. The composite interconnections elements 832 are shown in full (rather than in cross section).
  • In this example, the composite interconnection elements 832 are multilayer (compare FIG. 2A) and have a gold (wire) core overcoated with a layer (not shown) of copper and further overcoated with a layer (not shown) of nickel (preferably a nickel-cobalt alloy having proportions 90:10 of Ni:Co), and further overcoated with a layer (not shown) of copper. As will be evident, it is preferred that the nickel layer be deposited to only a substantial portion (e.g., 80%) of its desired final thickness, the remaining small portion (e.g., 20%) of the nickel thickness being deposited in a subsequent step, described hereinbelow.
  • In this example, the semiconductor die 830 is provided with a plurality (two of many shown) of pillar-like structures 834 extending from its top (as viewed) surface which, as will be evident, will function as polishing “stops”. It is not necessary to have a large number of these polishing stops.
  • The semiconductor device(s) 830 are then “cast” with a suitable casting material 836, such as thermally-meltable, solution-soluble polymer, which serves to support the composite interconnection elements 832 extending from the top surface of the semiconductor device(s). The top (as viewed) surface of the overmolded semiconductor device(s) is then subjected to polishing, such as with a polishing wheel 838 which is urged down (as viewed) onto the top surface of the casting material. The aforementioned polishing stops 834 determine the final position of the polishing wheel, as indicated by the dashed line labelled “P”. In this manner, the tips (top ends, as viewed) of the composite interconnection elements 832 are polished to be substantially perfectly coplanar with one another.
  • It is generally advantageous that the tops of the resilient contact structures are coplanar, to ensure that reliable pressure connections are made with either a test card (e.g., 710) or with a wiring substrate (720). Certainly, starting with tips which have been planarized by polishing (or by any other suitable means) will contribute to achieving this important objective.
  • After having planarized the tips of the resilient contact structures by polishing, the casting material 836 is removed with a suitable solvent. (The polishing stops 834 will be removed at this time.) Casting materials are well known, as are their solvents. It is within the scope of this invention that casting materials such as wax, which can simply be melted away, can be used to support the interconnection elements (832) for polishing. The semiconductor device(s) has (have), in this manner, been prepared to receive the aforementioned tip structures (820).
  • A beneficial side effect of the polishing operation is that the material overcoating the gold wire stem (core) of the composite interconnection element 832 will be removed at the tip, leaving the gold core exposed. Inasmuch as it is desired to braze tip structures (820) to the tips of the composite interconnection elements, having exposed gold material to braze to is desireable.
  • That having been said, it is preferred to further “prepare” the composite interconnection elements for receiving the tip structures by first performing one additional plating step—namely, nickel plating the composite interconnection elements 832 to provide the composite interconnection elements with the aforementioned remaining small portion (e.g., 20%) of their desired, overall nickel thickness.
  • The prepared substrate shown in FIG. 8B is now brought to bear upon the prepared semiconductor device(s). As shown in FIG. 8D, the tip structures 820 (only two tip structures are shown in the view of FIG. 8D, for illustrative clarity) are aligned with the tips of the composite interconnection elements 832, using standard flip-chip techniques (e.g., split prism), and the assembly is passed through a brazing furnace to reflow the joining material 824, thereby joining (e.g., brazing) the prefabricated tip structures 820 to the ends of the contact structures 832.
  • It is within the scope of this invention that this technique can be used to join (e.g., braze) pre-fabricated tip structures to ends of non-resilient contact structures, resilient contact structures, composite interconnection elements, and the like.
  • During the reflow process, the exposed aluminum layer (806), being non-wettable, prevents solder (i.e., braze) from flowing between the tip structures 820, i.e., prevents solder bridges from forming between adjacent tip structures. In addition to this anti-wetting function of the aluminum layer, the aluminum layer also serves as a release layer. Using a suitable etchant, the aluminum is preferentially (to the other materials of the assembly) etched away, and the silicon substrate 802 simply “pops” off, resulting in a semiconductor device having composite interconnection elements each having a prefabricated tip structure, as illustrated in FIG. 8E. (Note that the joining material 824 has reflowed as “fillets” on end portions of the interconnection elements 832.) In a final step of the process, the residual copper (808) is etched away, leaving the tip structure 820 with nickel (or rhodium, as discussed hereinabove) exposed for making contact to terminals of another electronic component (e.g., 710 or 720).
  • It is within the scope of this invention, but it is generally not preferred, that composite interconnection elements (such as 832) can first be fabricated on the tip structures themselves, in the “spirit” of the technique described with respect to FIGS. 2D-2F, utilizing the tip structure metallurgy described with respect to FIG. 8A, and subsequently mounted to the semiconductor device(s).
  • It is within the scope of the invention that the brazing (soldering) paste 824 is omitted, and in its stead, a layer of eutectic material (e.g., gold-tin) is plated onto the resilient contact structures prior to mounting the contact tips (820) thereto.
  • Using any of the techniques described hereinabove for forming contact tips at the ends of resilient contact structures is particularly useful in the context of making pressure connections via the intermediary of a z-axis conducting adhesive. The use of such adhesives is becoming common, for example, in mounting active devices to liquid crystal display (LCD) panels.
  • As described hereinabove, the distal end (tip) of the contact structure can be provided with a topological contact pad, or the like. It is, for example, within the scope of this invention that the tips of the contact structures can be provided with flat tabs (pressure plates). In this manner, interconnections to external components are readily made (without soldering or the like), especially to fragile external components, through the intermediary of what is termed “z-axis conducting adhesive”, which is a known material having conductive (e.g., gold) particles disposed therein and which becomes conductive under compression.
  • FIG. 8F illustrates an overcoated wire stem 862, the distal end (tip) of which is provided with a flat tab (pad) 864, in a manner similar to the technique described hereinabove with respect to FIG. 2E or 8A-8B.
  • An electrical interconnection is effected from the contact structure 862 to an external electronic component 866 by means of a z-axis conducting adhesive 868 having conductive particles 870 suspended throughout. When the electronic component (omitted in this view) to which the contact structure 862 is urged (see arrow “C”) against the external component 866, the adhesive 868 is compressed and becomes conductive.
  • Contacting a Central Portion of the Interconnection Element
  • According to an aspect of the invention, electrical contact between a contact structure mounted to a first electronic component can be made by a central portion of the wire stem which has been overcoated, rather than with the overcoat material.
  • FIG. 9A illustrates a wire stem 902 having a one end 902 a bonded to a substrate 908 (e.g., a semiconductor device) and another end 902 b bonded to the substrate 908. The ends 902 a and 902 b are both bonded to the same contact area 910 (e.g., bond pad) on the substrate 908.
  • FIG. 9B illustrates a next step, wherein a middle section of the wire stem is masked, such as with photoresist 912, to prevent subsequent overcoating (e.g., plating) of the masked portion of the wire stem.
  • FIG. 9C illustrates a next step, wherein the masked wire stem is overcoated with at least one layer of a material 920, such as nickel.
  • FIG. 9D illustrates a next step, wherein the masking material 912 is removed. This leaves the central portion 902 c of the wire stem exposed, for making contact to another electronic component. In this context, gold is a good choice for the wire stem (902), due to its superior electrical contact properties, and it is not important that the overcoat material 920 be electrically conductive (only that it establish the spring qualities of the resulting contact structure).
  • Multiple Free-Standing Wire Stems, Single Severing Step
  • In many of the embodiments presented hereinabove, it has been described that a wire (e.g., gold wire) can be bonded to a contact area on an electronic component, shaped (including straight), and severed to be free-standing. In this manner, one end of the resulting wire stem is attached to the electronic component, and the other (free) end of the wire stem is available for making contact to another electronic component. Generally, this requires individually forming each free-standing wire stem by repeating the steps of bonding and severing, for each wire stem.
  • According to an aspect of the invention, a plurality of (multiple) free-standing wire stems may be formed with a plurality of bonding steps and a single severing step.
  • This embodiment can be understood by referencing the previously-described FIGS. 9A-9D. In this case, however, the ends 902 a and 902 b of the wire stem 902 may be bonded to the same contact area (910), or to two distinct contact areas (110, 110, not shown) on the substrate 908.
  • It is useful, in any of the embodiments disclosed herein wherein the core becomes exposed through the overcoat (or, as in the previous example of FIGS. 9A-9D) is not overcoated in a selected area, that a gold wire stem (902) is first overcoated with a thin layer of tin, which will ultimately form a gold-tin eutectic, which is particularly useful for subsequent brazing operations.
  • In this embodiment, after removing the mask (912), the contact structure is heated to a sufficient temperature which will reflow the eutectic wire stem, and cause the exposed “bridge” (bight) 902 c between the two “legs” of the contact structure to “collapse”, resulting in two free-standing contact structures 930 and 932, as shown in FIG. 9E, each having eutectic tips (compare FIG. 49B of the PARENT CASE)—the tips (distal ends) being suitable for making contact to another electronic component.
  • It is within the scope of this invention that this principle could be applied to a sequence of loops, such as are shown in FIG. 24C of the PARENT CASE, to form multiple free-standing contact structures, without requiring severing (e.g., electronic flame off) the free ends of each of the wire stems.
  • According to an embodiment of the invention, a plurality of single bond wires can be looped between two electronic components then severed, to form a double-plurality of free-standing wire stems (or overcoated wire stems).
  • For example, as shown in FIG. 9F, a single wire stem 942 has first end 942 a mounted to a first electronic component 944 and a second end 942 b mounted to a second electronic component. Attention is directed to FIG. 5 to illustrate the point that the two electronic components 944 and 946 may be adjacent unsingulated semiconductor dies on a semiconductor wafer.
  • The example of FIG. 9F, where a wire stem (core) bridges two adjacent electronic components (e.g., semiconductor dies) is illustrative of an exception to the “rule” that an interconnection element mounted to an unsingulated semiconductor die should not overhang an edge of the semiconductor die to which it is attached (mounted).
  • As mentioned hereinabove, it is generally preferred that contact structures mounted to unsingulated semiconductor dies, according to the present invention, do not extend over the edges of the dies—an area between two adjacent dies being a kerf area whereat a saw (or the like) will perform the operation of singulating (dicing) the dies.
  • As shown in FIG. 9F, the “bridge” portion of the wire stem 942 may simply be sawed in the same operation as singulating the dies, with a kerfing saw 950. Compare FIG. 4F.
  • The concept of making multiple free-standing contact structures without severing can also be done with simple wirebond loops extending from a one terminal to another terminal, or from a terminal on a one die to a terminal on another die (compare FIG. 5). Additionally, a sequence of loops, can be dealt with in this manner, leaving behind a large number of free-standing wire stems, each mounted to a distinct terminal on the electronic component.
  • It is also within the scope of this invention that the wire stems shown in FIG. 6B can have their topmost portions removed in any suitable manner, which will separate the frame from the die(s). Rather than (e.g., dissolving the frame.
  • Generally, it is within the scope of this invention that loops may be formed (typically from terminal to terminal), and their bight portions removed in any suitable manner to result in two free-standing wire stems per loop. For example, the loops can be encapsulated in a material such as wax, and polished to separate the legs from one another. This can be done before overcoating, or after overcoating. If done after overcoating, the wire stem will be exposed, and the benefits of having an eutectic wire stem can readily be realized.
  • For example, FIG. 10A illustrates a plurality (two of many shown) of loops 1002 and 1004 formed between terminals 1006, 1008, 1010 and 1012 on a surface of an electronic component 1014. FIG. 10B shows the loops 1002 and 1004 encapsulated (e.g., potted) in a sacrificial material 1020 (compare 836), such as hard wax. After being potted in this manner, a grinding (polishing) tool 1022 (compare 838) is brought to bear down upon the potted loops, grinding through the potting material 1020 and through the bight portions of the loops 1002 and 1004, until the loops are severed. (This is indicated by the dashed line labelled “P in the figure). Then, the potting material is removed (such as by melting). This results in each loop being two, free-standing wire stems (not illustrated). It is within the scope of this invention that the wire stems (loops) are overcoated either before potting, or after grinding (and removing the potting material). If the wire stems are overcoated prior to potting, the wire stems would be exposed to form braze-able tips.
  • It is within the scope of this invention that the loop wire stems (e.g., 1002) extend from a terminal on a one electronic component to a terminal on another electronic component (rather than the two terminals being on the same electronic component, as illustrated).
  • By fabricating multiple wire stems from loops, or the like, electronic components (such as semiconductor devices) to which the loops (and, ultimately the free-standing contact structures) are mounted are spared from the high, potentially damaging, voltages (e.g., thousands of volts in a discharge) associated with electronic flame off techniques.
  • FIGS. 10C and 10D illustrate another technique for making free-standing wire stems, without electronic flame off, from loops, according to the present invention. As illustrated, a wire stem 1052 extending from a terminal 1062 on an electronic component 1058 is formed into a loop and bonded back onto the terminal (or onto another terminal on the electronic component, or onto another terminal on another electronic component). A substantial portion of one “branch” (leg) of the loop is covered with a masking material 1054, such as photoresist. The loop is then overcoated with a material 1058, and the photoresist is removed, at which point the previously-masked branch of the loop can also be removed, resulting in a free-standing overcoated wire stem, as illustrated in FIG. 10D.
  • Although the invention has been illustrated and described in detail in the drawings and foregoing description, the same is to be considered as illustrative and not restrictive in character—it being understood that only preferred embodiments have been shown and described, and that all changes and modifications that come within the spirit of the invention are desired to be protected. Undoubtedly, many other variations on the “themes” set forth hereinabove will occur to one having ordinary skill in the art to which the present invention most nearly pertains, and such variations are intended to be within the scope of the invention, as disclosed herein. Several of these variations are set forth in the parent case.
  • For example, in any of the embodiments described or suggested herein where a masking material (e.g., photoresist) is applied to a substrate and patterned such as by exposure to light passing through a mask and chemically removing portions of the masking material (i.e., conventional photolithographic techniques), alternate techniques can be employed, including directing a suitable collimated light beam (e.g., from an excimer laser) at portions of the masking material (e.g., blanket hardened photoresist) sought to be removed, thereby ablating these portions of the masking material, or directly (without the use of a mask) hardening portions of the masking material with a suitable collimated light beam then chemically washing off the non-hardened masking material.
  • For example, in an automated process, multiple unsingulated semiconductor dies can be exercised (tested and/or burned-in) while resident on a semiconductor wafer, and determinations can be made of which dies are “good”, which pairs (or other multiples) of dies are “good”, and bins arranged (in the automated processing line) to sort these different categories of dies upon their singulation from the wafer.
  • As mentioned hereinabove, the composite interconnection elements of the present invention are but an example of suitable resilient contact structures that can be mounted directly to terminals of a semiconductor device. Instrumentalities such as are disclosed in the aforementioned U.S. Pat. No. 5,414,298 fail in this regard.
  • The inventive technique of overcoating a generally non-resilient (albeit easily shaped) core (wire, ribbon, etc.) and overcoating with a springable (e.g., relatively high yield strength) material is distinctive in that the overcoat serves a dual purpose: (1) it, for the most part, determines the physical properties of the resulting contact structure (composite interconnection element), and (2) it securely anchors the composite interconnection element to the terminal of the electronic component.
  • Moreover, as mentioned hereinabove, there is ample space (714) available between the resilient contact structures (728) to accommodate any desired additional electronic component (s), such as decoupling capacitor(s).

Claims (7)

1-46. (canceled)
47. An apparatus comprising:
a semiconductor wafer comprising a plurality of unsingulated semiconductor devices on said wafer, said semiconductor devices comprising a plurality of resilient contact structures mounted thereon;
a test board comprising a plurality of contact elements, said test board disposed in proximity to said semiconductor wafer, forming pressure connections between ones of said resilient contact structures and corresponding contact elements of said test board; and
means for exercising at least one of said semiconductor devices.
48. The apparatus of claim 47 further comprising means for elevating a temperature of said at least one semiconductor device while exercising said at least one semiconductor device.
49. The apparatus of claim 48, wherein said means for elevating is capable of elevating said temperature of said at least one semiconductor devices to least 125° C.
50. The apparatus of claim 47, wherein said means for exercising exercises said at least one semiconductor device by providing electrical signals through said contact elements of said test board to said ones of said resilient contact structures.
51. The apparatus of claim 50 further comprising means for monitoring a response of said at least one semiconductor device to said electrical signals.
52. The apparatus of claim 51 further comprising means for evaluating said response.
US11/552,856 1993-11-16 2006-10-25 Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology Abandoned US20070046313A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/552,856 US20070046313A1 (en) 1993-11-16 2006-10-25 Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology

Applications Claiming Priority (11)

Application Number Priority Date Filing Date Title
US08/152,812 US5476211A (en) 1993-11-16 1993-11-16 Method of manufacturing electrical contacts, using a sacrificial member
US08/340,144 US5917707A (en) 1993-11-16 1994-11-15 Flexible contact structure with an electrically conductive shell
US08/452,255 US6336269B1 (en) 1993-11-16 1995-05-26 Method of fabricating an interconnection element
US52624695A 1995-09-21 1995-09-21
US08/533,584 US5772451A (en) 1993-11-16 1995-10-18 Sockets for electronic components and methods of connecting to electronic components
US08/554,902 US5974662A (en) 1993-11-16 1995-11-09 Method of planarizing tips of probe elements of a probe card assembly
US08/558,332 US5829128A (en) 1993-11-16 1995-11-15 Method of mounting resilient contact structures to semiconductor devices
US08/839,771 US6032356A (en) 1993-11-16 1997-04-15 Wafer-level test and burn-in, and semiconductor process
US09/468,620 US6655023B1 (en) 1993-11-16 1999-12-21 Method and apparatus for burning-in semiconductor devices in wafer form
US10/673,686 US7142000B2 (en) 1993-11-16 2003-09-29 Mounting spring elements on semiconductor devices, and wafer-level testing methodology
US11/552,856 US20070046313A1 (en) 1993-11-16 2006-10-25 Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/673,686 Division US7142000B2 (en) 1993-11-16 2003-09-29 Mounting spring elements on semiconductor devices, and wafer-level testing methodology

Publications (1)

Publication Number Publication Date
US20070046313A1 true US20070046313A1 (en) 2007-03-01

Family

ID=56289666

Family Applications (7)

Application Number Title Priority Date Filing Date
US08/558,332 Expired - Fee Related US5829128A (en) 1985-10-18 1995-11-15 Method of mounting resilient contact structures to semiconductor devices
US08/839,758 Expired - Fee Related US5864946A (en) 1993-11-16 1997-04-15 Method of making contact tip structures
US08/839,771 Expired - Fee Related US6032356A (en) 1993-11-16 1997-04-15 Wafer-level test and burn-in, and semiconductor process
US08/839,759 Expired - Fee Related US5998228A (en) 1993-11-16 1997-04-15 Method of testing semiconductor
US09/468,620 Expired - Fee Related US6655023B1 (en) 1993-11-16 1999-12-21 Method and apparatus for burning-in semiconductor devices in wafer form
US10/673,686 Expired - Fee Related US7142000B2 (en) 1993-11-16 2003-09-29 Mounting spring elements on semiconductor devices, and wafer-level testing methodology
US11/552,856 Abandoned US20070046313A1 (en) 1993-11-16 2006-10-25 Mounting Spring Elements on Semiconductor Devices, and Wafer-Level Testing Methodology

Family Applications Before (6)

Application Number Title Priority Date Filing Date
US08/558,332 Expired - Fee Related US5829128A (en) 1985-10-18 1995-11-15 Method of mounting resilient contact structures to semiconductor devices
US08/839,758 Expired - Fee Related US5864946A (en) 1993-11-16 1997-04-15 Method of making contact tip structures
US08/839,771 Expired - Fee Related US6032356A (en) 1993-11-16 1997-04-15 Wafer-level test and burn-in, and semiconductor process
US08/839,759 Expired - Fee Related US5998228A (en) 1993-11-16 1997-04-15 Method of testing semiconductor
US09/468,620 Expired - Fee Related US6655023B1 (en) 1993-11-16 1999-12-21 Method and apparatus for burning-in semiconductor devices in wafer form
US10/673,686 Expired - Fee Related US7142000B2 (en) 1993-11-16 2003-09-29 Mounting spring elements on semiconductor devices, and wafer-level testing methodology

Country Status (1)

Country Link
US (7) US5829128A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040198081A1 (en) * 1993-11-16 2004-10-07 Eldridge Benjamin N. Microelectronic spring contact elements
US20060244469A1 (en) * 1999-06-07 2006-11-02 Formfactor, Inc. Segmented Contactor
US20060279939A1 (en) * 2005-06-13 2006-12-14 Research In Motion Limited Electrical connector and system for a component in an electronic device
US20070069750A1 (en) * 2005-05-25 2007-03-29 Chipmos Technologies (Bermuda) Ltd. Method for fabricating a plurality of elastic probes in a row
US20090273075A1 (en) * 2008-05-05 2009-11-05 Infineon Technologies Ag Semiconductor device and manufacturing of the semiconductor device
US20120156811A1 (en) * 2008-11-11 2012-06-21 Advanced Inquiry Systems, Inc. Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon
US8367475B2 (en) 2011-03-25 2013-02-05 Broadcom Corporation Chip scale package assembly in reconstitution panel process format
US10136520B2 (en) 2015-09-18 2018-11-20 Quartzdyne, Inc. Methods of forming a microelectronic device structure, and related microelectronic device structures and microelectronic devices
US10290621B2 (en) 2014-08-19 2019-05-14 Amkor Technology, Inc. Method of manufacturing a package-on-package type semiconductor package
US10681844B2 (en) * 2015-12-31 2020-06-09 DISH Technologies L.L.C. Self-adjustable heat spreader system for set-top box assemblies
US11335570B2 (en) * 2018-12-19 2022-05-17 Texas Instruments Incorporated Multirow gull-wing package for microelectronic devices

Families Citing this family (297)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5829128A (en) * 1993-11-16 1998-11-03 Formfactor, Inc. Method of mounting resilient contact structures to semiconductor devices
US5476211A (en) * 1993-11-16 1995-12-19 Form Factor, Inc. Method of manufacturing electrical contacts, using a sacrificial member
US6043563A (en) * 1997-05-06 2000-03-28 Formfactor, Inc. Electronic components with terminals and spring contact elements extending from areas which are remote from the terminals
US20050062492A1 (en) * 2001-08-03 2005-03-24 Beaman Brian Samuel High density integrated circuit apparatus, test probe and methods of use thereof
US6727580B1 (en) 1993-11-16 2004-04-27 Formfactor, Inc. Microelectronic spring contact elements
US6246247B1 (en) * 1994-11-15 2001-06-12 Formfactor, Inc. Probe card assembly and kit, and methods of using same
US6741085B1 (en) 1993-11-16 2004-05-25 Formfactor, Inc. Contact carriers (tiles) for populating larger substrates with spring contacts
US6624648B2 (en) * 1993-11-16 2003-09-23 Formfactor, Inc. Probe card assembly
US6442831B1 (en) * 1993-11-16 2002-09-03 Formfactor, Inc. Method for shaping spring elements
US6525555B1 (en) 1993-11-16 2003-02-25 Formfactor, Inc. Wafer-level burn-in and test
US7064566B2 (en) * 1993-11-16 2006-06-20 Formfactor, Inc. Probe card assembly and kit
US20020053734A1 (en) 1993-11-16 2002-05-09 Formfactor, Inc. Probe card assembly and kit, and methods of making same
US6499216B1 (en) * 1994-07-07 2002-12-31 Tessera, Inc. Methods and structures for electronic probing arrays
US6690186B2 (en) 1994-07-07 2004-02-10 Tessera, Inc. Methods and structures for electronic probing arrays
US5983492A (en) * 1996-11-27 1999-11-16 Tessera, Inc. Low profile socket for microelectronic components and method for making the same
US6232789B1 (en) * 1997-05-28 2001-05-15 Cascade Microtech, Inc. Probe holder for low current measurements
US6150186A (en) * 1995-05-26 2000-11-21 Formfactor, Inc. Method of making a product with improved material properties by moderate heat-treatment of a metal incorporating a dilute additive
JP3060896B2 (en) * 1995-05-26 2000-07-10 日本電気株式会社 Structure of bump electrode
US5729150A (en) 1995-12-01 1998-03-17 Cascade Microtech, Inc. Low-current probe card with reduced triboelectric current generating cables
KR100202998B1 (en) * 1995-12-02 1999-06-15 남재우 Wafer probe card having a micro-tip and manufacturing method thereof
US8033838B2 (en) 1996-02-21 2011-10-11 Formfactor, Inc. Microelectronic contact structure
US6000126A (en) * 1996-03-29 1999-12-14 General Dynamics Information Systems, Inc. Method and apparatus for connecting area grid arrays to printed wire board
US5914613A (en) 1996-08-08 1999-06-22 Cascade Microtech, Inc. Membrane probing system with local contact scrub
US5989939A (en) * 1996-12-13 1999-11-23 Tessera, Inc. Process of manufacturing compliant wirebond packages
US6690185B1 (en) 1997-01-15 2004-02-10 Formfactor, Inc. Large contactor with multiple, aligned contactor units
US6520778B1 (en) 1997-02-18 2003-02-18 Formfactor, Inc. Microelectronic contact structures, and methods of making same
US7063541B2 (en) 1997-03-17 2006-06-20 Formfactor, Inc. Composite microelectronic spring structure and method for making same
US6034533A (en) 1997-06-10 2000-03-07 Tervo; Paul A. Low-current pogo probe card
US6329829B1 (en) 1997-08-22 2001-12-11 Micron Technology, Inc. Interconnect and system for making temporary electrical connections to semiconductor components
US6534855B1 (en) * 1997-08-22 2003-03-18 Micron Technology, Inc. Wireless communications system and method of making
JPH1197494A (en) 1997-09-18 1999-04-09 Hitachi Ltd Semiconductor device and its manufacture
US6074895A (en) * 1997-09-23 2000-06-13 International Business Machines Corporation Method of forming a flip chip assembly
DE19743872C1 (en) * 1997-10-04 1998-12-17 Kloecker Entwicklungs Gmbh Leno selvedge electromotor control
JP3123483B2 (en) * 1997-10-28 2001-01-09 日本電気株式会社 Probe card and probe card forming method
US6724203B1 (en) * 1997-10-30 2004-04-20 International Business Machines Corporation Full wafer test configuration using memory metals
GB2330424B (en) * 1997-11-21 1999-09-08 Bookham Technology Ltd Apparatus for connecting an optical fibre to an optical device
US6423907B1 (en) 1998-02-09 2002-07-23 Tessera, Inc. Components with releasable leads
US6807734B2 (en) * 1998-02-13 2004-10-26 Formfactor, Inc. Microelectronic contact structures, and methods of making same
TW367415B (en) * 1998-06-18 1999-08-21 United Microelectronics Corp Test method for ball grid array integrated circuit
SG108210A1 (en) * 1998-06-19 2005-01-28 Advantest Corp Probe contactor formed by photolithography process
US6292003B1 (en) * 1998-07-01 2001-09-18 Xilinx, Inc. Apparatus and method for testing chip scale package integrated circuits
US6705876B2 (en) * 1998-07-13 2004-03-16 Formfactor, Inc. Electrical interconnect assemblies and methods
US6256882B1 (en) 1998-07-14 2001-07-10 Cascade Microtech, Inc. Membrane probing system
US6441315B1 (en) * 1998-11-10 2002-08-27 Formfactor, Inc. Contact structures with blades having a wiping motion
US6540524B1 (en) * 2000-02-14 2003-04-01 Advantest Corp. Contact structure and production method thereof
US6471538B2 (en) * 1998-11-30 2002-10-29 Advantest Corp. Contact structure and production method thereof and probe contact assembly using same
US5989994A (en) * 1998-12-29 1999-11-23 Advantest Corp. Method for producing contact structures
US6579804B1 (en) 1998-11-30 2003-06-17 Advantest, Corp. Contact structure and production method thereof and probe contact assembly using same
US6504223B1 (en) * 1998-11-30 2003-01-07 Advantest Corp. Contact structure and production method thereof and probe contact assembly using same
US6255126B1 (en) 1998-12-02 2001-07-03 Formfactor, Inc. Lithographic contact elements
US6672875B1 (en) * 1998-12-02 2004-01-06 Formfactor, Inc. Spring interconnect structures
TW589453B (en) * 1998-12-02 2004-06-01 Formfactor Inc Lithographic contact elements
US6268015B1 (en) 1998-12-02 2001-07-31 Formfactor Method of making and using lithographic contact springs
US6491968B1 (en) 1998-12-02 2002-12-10 Formfactor, Inc. Methods for making spring interconnect structures
US6887723B1 (en) * 1998-12-04 2005-05-03 Formfactor, Inc. Method for processing an integrated circuit including placing dice into a carrier and testing
EP1145612B1 (en) * 1998-12-04 2005-03-09 Formfactor, Inc. Method for mounting an electronic component
US6337575B1 (en) 1998-12-23 2002-01-08 Micron Technology, Inc. Methods of testing integrated circuitry, methods of forming tester substrates, and circuitry testing substrates
US6456099B1 (en) 1998-12-31 2002-09-24 Formfactor, Inc. Special contact points for accessing internal circuitry of an integrated circuit
US6159773A (en) * 1999-02-12 2000-12-12 Lin; Mou-Shiung Strain release contact system for integrated circuits
US6544902B1 (en) * 1999-02-26 2003-04-08 Micron Technology, Inc. Energy beam patterning of protective layers for semiconductor devices
US6183267B1 (en) * 1999-03-11 2001-02-06 Murray Hill Devices Ultra-miniature electrical contacts and method of manufacture
US7247035B2 (en) 2000-06-20 2007-07-24 Nanonexus, Inc. Enhanced stress metal spring contactor
US7382142B2 (en) 2000-05-23 2008-06-03 Nanonexus, Inc. High density interconnect system having rapid fabrication cycle
US6710609B2 (en) * 2002-07-15 2004-03-23 Nanonexus, Inc. Mosaic decal probe
US20070245553A1 (en) * 1999-05-27 2007-10-25 Chong Fu C Fine pitch microfabricated spring contact structure & method
US6799976B1 (en) 1999-07-28 2004-10-05 Nanonexus, Inc. Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies
US6812718B1 (en) 1999-05-27 2004-11-02 Nanonexus, Inc. Massively parallel interface for electronic circuits
US6578264B1 (en) * 1999-06-04 2003-06-17 Cascade Microtech, Inc. Method for constructing a membrane probe using a depression
US6329722B1 (en) * 1999-07-01 2001-12-11 Texas Instruments Incorporated Bonding pads for integrated circuits having copper interconnect metallization
US6780001B2 (en) * 1999-07-30 2004-08-24 Formfactor, Inc. Forming tool for forming a contoured microelectronic spring mold
US6939474B2 (en) * 1999-07-30 2005-09-06 Formfactor, Inc. Method for forming microelectronic spring structures on a substrate
US7435108B1 (en) * 1999-07-30 2008-10-14 Formfactor, Inc. Variable width resilient conductive contact structures
US6888362B2 (en) * 2000-11-09 2005-05-03 Formfactor, Inc. Test head assembly for electronic components with plurality of contoured microelectronic spring contacts
US6713374B2 (en) 1999-07-30 2004-03-30 Formfactor, Inc. Interconnect assemblies and methods
US7189077B1 (en) 1999-07-30 2007-03-13 Formfactor, Inc. Lithographic type microelectronic spring structures with improved contours
US6468098B1 (en) * 1999-08-17 2002-10-22 Formfactor, Inc. Electrical contactor especially wafer level contactor using fluid pressure
JP2001056346A (en) * 1999-08-19 2001-02-27 Fujitsu Ltd Probe card and method for testing wafer on which a plurality of semiconductor device are formed
JP3405697B2 (en) * 1999-09-20 2003-05-12 ローム株式会社 Semiconductor chip
US6451681B1 (en) * 1999-10-04 2002-09-17 Motorola, Inc. Method of forming copper interconnection utilizing aluminum capping film
US6313523B1 (en) * 1999-10-28 2001-11-06 Hewlett-Packard Company IC die power connection using canted coil spring
US6392428B1 (en) * 1999-11-16 2002-05-21 Eaglestone Partners I, Llc Wafer level interposer
EP1108677B1 (en) * 1999-12-15 2006-09-27 Asulab S.A. Method of hermetic In Situ encapsulation of microsystems
US6380555B1 (en) 1999-12-24 2002-04-30 Micron Technology, Inc. Bumped semiconductor component having test pads, and method and system for testing bumped semiconductor components
US6827584B2 (en) * 1999-12-28 2004-12-07 Formfactor, Inc. Interconnect for microelectronic structures with enhanced spring characteristics
US6848942B1 (en) 2000-01-12 2005-02-01 Molex Incorporated Connectors having supportive barrier components
US6250933B1 (en) 2000-01-20 2001-06-26 Advantest Corp. Contact structure and production method thereof
US6838890B2 (en) * 2000-02-25 2005-01-04 Cascade Microtech, Inc. Membrane probing system
US6716671B2 (en) * 2000-03-17 2004-04-06 Tessera, Inc. Methods of making microelectronic assemblies using compressed resilient layer
US7458816B1 (en) 2000-04-12 2008-12-02 Formfactor, Inc. Shaped spring
US6640432B1 (en) * 2000-04-12 2003-11-04 Formfactor, Inc. Method of fabricating shaped springs
EP1156528B1 (en) * 2000-05-08 2006-08-30 STMicroelectronics S.r.l. Electric connection structure for electronic power devices and method of connection
US6521853B1 (en) * 2000-05-08 2003-02-18 Micro Component Technology, Inc. Method and apparatus for sorting semiconductor devices
US7952373B2 (en) 2000-05-23 2011-05-31 Verigy (Singapore) Pte. Ltd. Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies
US7579848B2 (en) * 2000-05-23 2009-08-25 Nanonexus, Inc. High density interconnect system for IC packages and interconnect assemblies
US20050068054A1 (en) * 2000-05-23 2005-03-31 Sammy Mok Standardized layout patterns and routing structures for integrated circuit wafer probe card assemblies
US6452409B1 (en) 2000-06-08 2002-09-17 Advanced Micro Devices, Inc. Mechanism that holds down packages
US20020113322A1 (en) * 2000-06-12 2002-08-22 Shinichi Terashima Semiconductor device and method to produce the same
AU2001268630A1 (en) 2000-06-20 2002-01-02 Nanonexus, Inc. Systems for testing integraged circuits during burn-in
FR2811084B1 (en) * 2000-06-29 2002-10-25 Bioalliance Pharma METHOD FOR IDENTIFYING A FUNCTIONAL BIOLOGICAL CHARACTERISTIC OF A LIVING MATERIAL
US6822469B1 (en) 2000-07-31 2004-11-23 Eaglestone Partners I, Llc Method for testing multiple semiconductor wafers
US6537831B1 (en) * 2000-07-31 2003-03-25 Eaglestone Partners I, Llc Method for selecting components for a matched set using a multi wafer interposer
US6812048B1 (en) 2000-07-31 2004-11-02 Eaglestone Partners I, Llc Method for manufacturing a wafer-interposer assembly
US6379982B1 (en) 2000-08-17 2002-04-30 Micron Technology, Inc. Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing
US6462575B1 (en) 2000-08-28 2002-10-08 Micron Technology, Inc. Method and system for wafer level testing and burning-in semiconductor components
US6525553B1 (en) 2000-09-11 2003-02-25 St Assembly Test Services Ltd. Ground pin concept for singulated ball grid array
US6597188B1 (en) 2000-09-11 2003-07-22 St Assembly Test Service Ltd. Ground land for singulated ball grid array
KR100717667B1 (en) * 2000-09-18 2007-05-11 신닛뽄세이테쯔 카부시키카이샤 Bonding wire for semiconductor and method of manufacturing the bonding wire
US6589819B2 (en) * 2000-09-29 2003-07-08 Tessera, Inc. Microelectronic packages having an array of resilient leads and methods therefor
US6815712B1 (en) 2000-10-02 2004-11-09 Eaglestone Partners I, Llc Method for selecting components for a matched set from a wafer-interposer assembly
US6686657B1 (en) 2000-11-07 2004-02-03 Eaglestone Partners I, Llc Interposer for improved handling of semiconductor wafers and method of use of same
US6690081B2 (en) 2000-11-18 2004-02-10 Georgia Tech Research Corporation Compliant wafer-level packaging devices and methods of fabrication
DE10143173A1 (en) 2000-12-04 2002-06-06 Cascade Microtech Inc Wafer probe has contact finger array with impedance matching network suitable for wide band
US20020078401A1 (en) * 2000-12-15 2002-06-20 Fry Michael Andrew Test coverage analysis system
US6529022B2 (en) * 2000-12-15 2003-03-04 Eaglestone Pareners I, Llc Wafer testing interposer for a conventional package
US6524885B2 (en) 2000-12-15 2003-02-25 Eaglestone Partners I, Llc Method, apparatus and system for building an interposer onto a semiconductor wafer using laser techniques
US6553661B2 (en) * 2001-01-04 2003-04-29 Texas Instruments Incorporated Semiconductor test structure having a laser defined current carrying structure
US6532654B2 (en) * 2001-01-12 2003-03-18 International Business Machines Corporation Method of forming an electrical connector
US20020093351A1 (en) * 2001-01-18 2002-07-18 Holcombe Brent A. Method for constructing a flex-rigid laminate probe
US6673653B2 (en) * 2001-02-23 2004-01-06 Eaglestone Partners I, Llc Wafer-interposer using a ceramic substrate
US7396236B2 (en) * 2001-03-16 2008-07-08 Formfactor, Inc. Wafer level interposer
JP2002296297A (en) * 2001-03-29 2002-10-09 Isao Kimoto Contact assembly
US6627980B2 (en) 2001-04-12 2003-09-30 Formfactor, Inc. Stacked semiconductor device assembly with microelectronic spring contacts
JP2002343478A (en) 2001-05-16 2002-11-29 Tyco Electronics Amp Kk Electrical contact and electrical connection member using the same
JP2003045539A (en) * 2001-05-22 2003-02-14 Enplas Corp Contact pin and socket for electrical component
JP4047556B2 (en) * 2001-05-22 2008-02-13 株式会社エンプラス Contact pin and socket for electrical parts
US6585527B2 (en) 2001-05-31 2003-07-01 Samtec, Inc. Compliant connector for land grid array
US6695623B2 (en) * 2001-05-31 2004-02-24 International Business Machines Corporation Enhanced electrical/mechanical connection for electronic devices
US6933738B2 (en) * 2001-07-16 2005-08-23 Formfactor, Inc. Fiducial alignment marks on microelectronic spring contacts
US6912778B2 (en) 2001-07-19 2005-07-05 Micron Technology, Inc. Methods of fabricating full-wafer silicon probe cards for burn-in and testing of semiconductor devices
WO2003052435A1 (en) 2001-08-21 2003-06-26 Cascade Microtech, Inc. Membrane probing system
KR20040044459A (en) * 2001-08-24 2004-05-28 나노넥서스, 인코포레이티드 Method and apparatus for producing uniform, isotropic stresses in a sputtered film
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US6764869B2 (en) 2001-09-12 2004-07-20 Formfactor, Inc. Method of assembling and testing an electronics module
US6714828B2 (en) * 2001-09-17 2004-03-30 Formfactor, Inc. Method and system for designing a probe card
US6977515B2 (en) * 2001-09-20 2005-12-20 Wentworth Laboratories, Inc. Method for forming photo-defined micro electrical contacts
US6906540B2 (en) * 2001-09-20 2005-06-14 Wentworth Laboratories, Inc. Method for chemically etching photo-defined micro electrical contacts
US6882546B2 (en) * 2001-10-03 2005-04-19 Formfactor, Inc. Multiple die interconnect system
US6984533B1 (en) * 2001-10-09 2006-01-10 Xilinx, Inc. Method of sorting dice by speed during die bond assembly and packaging to customer order
US6759311B2 (en) 2001-10-31 2004-07-06 Formfactor, Inc. Fan out of interconnect elements attached to semiconductor wafer
US8463716B2 (en) * 2001-11-20 2013-06-11 Psi Systems, Inc. Auditable and secure systems and methods for issuing refunds for misprints of mail pieces
US20030101143A1 (en) * 2001-11-20 2003-05-29 Psi Systems, Inc. Systems and methods for detecting postage fraud using a unique mail piece indicium
US7831518B2 (en) * 2001-11-20 2010-11-09 Psi Systems, Inc. Systems and methods for detecting postage fraud using an indexed lookup procedure
US6798073B2 (en) * 2001-12-13 2004-09-28 Megic Corporation Chip structure and process for forming the same
TW513795B (en) * 2001-12-31 2002-12-11 Siliconware Precision Industries Co Ltd Wire bonding method and system for fabricating semiconductor package
FR2835318B1 (en) * 2002-01-25 2004-03-12 Lacme METHOD AND DEVICE FOR CONTROLLING AN OPERATING PARAMETER OF AN ELECTRIFIED FENCE
KR100442697B1 (en) * 2002-03-11 2004-08-02 삼성전자주식회사 Integrated Management System for automated wire bonding processes
WO2003095712A2 (en) * 2002-05-07 2003-11-20 University Of Southern California Method of and apparatus for forming three-dimensional structures integral with semiconductor based circuitry
US7273812B2 (en) * 2002-05-07 2007-09-25 Microfabrica Inc. Microprobe tips and methods for making
US20060108678A1 (en) 2002-05-07 2006-05-25 Microfabrica Inc. Probe arrays and method for making
US20060238209A1 (en) * 2002-05-07 2006-10-26 Microfabrica Inc. Vertical microprobes for contacting electronic components and method for making such probes
US20050104609A1 (en) * 2003-02-04 2005-05-19 Microfabrica Inc. Microprobe tips and methods for making
US20050142739A1 (en) * 2002-05-07 2005-06-30 Microfabrica Inc. Probe arrays and method for making
US20060006888A1 (en) * 2003-02-04 2006-01-12 Microfabrica Inc. Electrochemically fabricated microprobes
US7363705B2 (en) * 2003-02-04 2008-04-29 Microfabrica, Inc. Method of making a contact
AU2003228974A1 (en) * 2002-05-07 2003-11-11 Memgen Corporation Method of and apparatus for forming three-dimensional structures
US20060051948A1 (en) * 2003-02-04 2006-03-09 Microfabrica Inc. Microprobe tips and methods for making
US20050184748A1 (en) * 2003-02-04 2005-08-25 Microfabrica Inc. Pin-type probes for contacting electronic circuits and methods for making such probes
US20050067292A1 (en) * 2002-05-07 2005-03-31 Microfabrica Inc. Electrochemically fabricated structures having dielectric or active bases and methods of and apparatus for producing such structures
AU2003234398A1 (en) * 2002-05-07 2003-11-11 Memgen Corporation Electrochemically fabricated structures having dielectric or active bases
US7640651B2 (en) * 2003-12-31 2010-01-05 Microfabrica Inc. Fabrication process for co-fabricating multilayer probe array and a space transformer
US7412767B2 (en) * 2003-02-04 2008-08-19 Microfabrica, Inc. Microprobe tips and methods for making
US7265565B2 (en) 2003-02-04 2007-09-04 Microfabrica Inc. Cantilever microprobes for contacting electronic components and methods for making such probes
US20060053625A1 (en) * 2002-05-07 2006-03-16 Microfabrica Inc. Microprobe tips and methods for making
US7531077B2 (en) 2003-02-04 2009-05-12 Microfabrica Inc. Electrochemical fabrication process for forming multilayer multimaterial microprobe structures
AU2002368160A1 (en) * 2002-07-15 2004-02-25 Formfactor, Inc. Fiducial alignment marks on microelectronic spring contacts
US7102367B2 (en) * 2002-07-23 2006-09-05 Fujitsu Limited Probe card and testing method of semiconductor chip, capacitor and manufacturing method thereof
US6800495B2 (en) * 2002-09-20 2004-10-05 Cypress Semiconductor Corporation Lot-optimized wafer level burn-in
US6881072B2 (en) * 2002-10-01 2005-04-19 International Business Machines Corporation Membrane probe with anchored elements
US6724205B1 (en) 2002-11-13 2004-04-20 Cascade Microtech, Inc. Probe for combined signals
JP4217468B2 (en) * 2002-12-03 2009-02-04 株式会社アドバンテスト Method of connecting probe pins to wiring board and method of manufacturing probe card
US6945827B2 (en) * 2002-12-23 2005-09-20 Formfactor, Inc. Microelectronic contact structure
US6846184B2 (en) * 2003-01-24 2005-01-25 High Connection Density Inc. Low inductance electrical contacts and LGA connector system
US9244101B2 (en) * 2003-02-04 2016-01-26 University Of Southern California Electrochemical fabrication process for forming multilayer multimaterial microprobe structures
US20080106280A1 (en) * 2003-02-04 2008-05-08 Microfabrica Inc. Vertical Microprobes for Contacting Electronic Components and Method for Making Such Probes
US8613846B2 (en) 2003-02-04 2013-12-24 Microfabrica Inc. Multi-layer, multi-material fabrication methods for producing micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties
US7567089B2 (en) * 2003-02-04 2009-07-28 Microfabrica Inc. Two-part microprobes for contacting electronic components and methods for making such probes
US20080211524A1 (en) * 2003-02-04 2008-09-04 Microfabrica Inc. Electrochemically Fabricated Microprobes
US10416192B2 (en) 2003-02-04 2019-09-17 Microfabrica Inc. Cantilever microprobes for contacting electronic components
KR100443999B1 (en) * 2003-02-28 2004-08-21 주식회사 파이컴 Interconnector for Printed Circuit Board, method thereby and interconnector assembly having it
SG124273A1 (en) * 2004-03-08 2006-08-30 Tan Yin Leong Non-abrasive electrical test contact
US7271497B2 (en) * 2003-03-10 2007-09-18 Fairchild Semiconductor Corporation Dual metal stud bumping for flip chip applications
US7005751B2 (en) * 2003-04-10 2006-02-28 Formfactor, Inc. Layered microelectronic contact and method for fabricating same
US6948940B2 (en) * 2003-04-10 2005-09-27 Formfactor, Inc. Helical microelectronic contact and method for fabricating same
US7114961B2 (en) * 2003-04-11 2006-10-03 Neoconix, Inc. Electrical connector on a flexible carrier
US20050120553A1 (en) * 2003-12-08 2005-06-09 Brown Dirk D. Method for forming MEMS grid array connector
US7628617B2 (en) * 2003-06-11 2009-12-08 Neoconix, Inc. Structure and process for a contact grid array formed in a circuitized substrate
US8584353B2 (en) * 2003-04-11 2013-11-19 Neoconix, Inc. Method for fabricating a contact grid array
US7244125B2 (en) * 2003-12-08 2007-07-17 Neoconix, Inc. Connector for making electrical contact at semiconductor scales
US20070020960A1 (en) * 2003-04-11 2007-01-25 Williams John D Contact grid array system
US7056131B1 (en) * 2003-04-11 2006-06-06 Neoconix, Inc. Contact grid array system
US7597561B2 (en) * 2003-04-11 2009-10-06 Neoconix, Inc. Method and system for batch forming spring elements in three dimensions
US20100167561A1 (en) * 2003-04-11 2010-07-01 Neoconix, Inc. Structure and process for a contact grid array formed in a circuitized substrate
US6916181B2 (en) * 2003-06-11 2005-07-12 Neoconix, Inc. Remountable connector for land grid array packages
US7113408B2 (en) * 2003-06-11 2006-09-26 Neoconix, Inc. Contact grid array formed on a printed circuit board
US7758351B2 (en) * 2003-04-11 2010-07-20 Neoconix, Inc. Method and system for batch manufacturing of spring elements
US9671429B2 (en) 2003-05-07 2017-06-06 University Of Southern California Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties
US7057404B2 (en) 2003-05-23 2006-06-06 Sharp Laboratories Of America, Inc. Shielded probe for testing a device under test
US6869290B2 (en) * 2003-06-11 2005-03-22 Neoconix, Inc. Circuitized connector for land grid array
US7070419B2 (en) * 2003-06-11 2006-07-04 Neoconix Inc. Land grid array connector including heterogeneous contact elements
US7042080B2 (en) * 2003-07-14 2006-05-09 Micron Technology, Inc. Semiconductor interconnect having compliant conductive contacts
US7227095B2 (en) * 2003-08-06 2007-06-05 Micron Technology, Inc. Wire bonders and methods of wire-bonding
US7030632B2 (en) * 2003-10-14 2006-04-18 Micron Technology, Inc. Compliant contract structures, contactor cards and test system including same
CN100595598C (en) 2003-11-14 2010-03-24 温特沃斯实验室公司 Die design with integrated assembly aid
US20050227510A1 (en) * 2004-04-09 2005-10-13 Brown Dirk D Small array contact with precision working range
US7321234B2 (en) * 2003-12-18 2008-01-22 Lecroy Corporation Resistive test probe tips and applications therefor
US7202678B2 (en) 2003-12-18 2007-04-10 Lecroy Corporation Resistive probe tips
JP2007517231A (en) 2003-12-24 2007-06-28 カスケード マイクロテック インコーポレイテッド Active wafer probe
US10641792B2 (en) 2003-12-31 2020-05-05 University Of Southern California Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties
US20080105355A1 (en) * 2003-12-31 2008-05-08 Microfabrica Inc. Probe Arrays and Method for Making
US20080108221A1 (en) * 2003-12-31 2008-05-08 Microfabrica Inc. Microprobe Tips and Methods for Making
US7094117B2 (en) * 2004-02-27 2006-08-22 Micron Technology, Inc. Electrical contacts with dielectric cores
TWI286606B (en) * 2004-03-16 2007-09-11 Gunsei Kimoto Electric signal connecting device, and probe assembly and prober device using it
TWI309094B (en) * 2004-03-19 2009-04-21 Neoconix Inc Electrical connector in a flexible host and method for fabricating the same
US7090503B2 (en) * 2004-03-19 2006-08-15 Neoconix, Inc. Interposer with compliant pins
US20050205988A1 (en) * 2004-03-19 2005-09-22 Epic Technology Inc. Die package with higher useable die contact pad area
US7347698B2 (en) * 2004-03-19 2008-03-25 Neoconix, Inc. Deep drawn electrical contacts and method for making
US7025601B2 (en) * 2004-03-19 2006-04-11 Neoconix, Inc. Interposer and method for making same
US7695053B1 (en) * 2004-04-16 2010-04-13 Bae Systems Survivability Systems, Llc Lethal threat protection system for a vehicle and method
JP2005332872A (en) * 2004-05-18 2005-12-02 Alps Electric Co Ltd Structure for fixing electronic component to wiring board
US7659739B2 (en) 2006-09-14 2010-02-09 Micro Porbe, Inc. Knee probe having reduced thickness section for control of scrub motion
US9476911B2 (en) 2004-05-21 2016-10-25 Microprobe, Inc. Probes with high current carrying capability and laser machining methods
US7759949B2 (en) 2004-05-21 2010-07-20 Microprobe, Inc. Probes with self-cleaning blunt skates for contacting conductive pads
US9097740B2 (en) 2004-05-21 2015-08-04 Formfactor, Inc. Layered probes with core
USRE43503E1 (en) 2006-06-29 2012-07-10 Microprobe, Inc. Probe skates for electrical testing of convex pad topologies
US8988091B2 (en) 2004-05-21 2015-03-24 Microprobe, Inc. Multiple contact probes
US20060000642A1 (en) * 2004-07-01 2006-01-05 Epic Technology Inc. Interposer with compliant pins
JP4980903B2 (en) * 2004-07-07 2012-07-18 カスケード マイクロテック インコーポレイテッド Probe head with membrane suspension probe
JPWO2006006248A1 (en) * 2004-07-12 2008-04-24 株式会社日本マイクロニクス Electrical connection device
US7354276B2 (en) * 2004-07-20 2008-04-08 Neoconix, Inc. Interposer with compliant pins
US20090174423A1 (en) * 2004-07-21 2009-07-09 Klaerner Peter J Bond Reinforcement Layer for Probe Test Cards
KR20070083499A (en) * 2004-07-21 2007-08-24 에스브이 프로브 피티이 엘티디 Reinforced probes for testing semiconductor devices
US7082684B2 (en) * 2004-08-04 2006-08-01 Palo Alto Research Center Incorporated Intermetallic spring structure
US20060074836A1 (en) * 2004-09-03 2006-04-06 Biowisdom Limited System and method for graphically displaying ontology data
JP2008512680A (en) 2004-09-13 2008-04-24 カスケード マイクロテック インコーポレイテッド Double-sided probing structure
US7276396B2 (en) * 2004-10-06 2007-10-02 Intel Corporation Die handling system
US7190157B2 (en) * 2004-10-25 2007-03-13 Agilent Technologies, Inc. Method and apparatus for layout independent test point placement on a printed circuit board
US7535247B2 (en) 2005-01-31 2009-05-19 Cascade Microtech, Inc. Interface for testing semiconductors
US7656172B2 (en) 2005-01-31 2010-02-02 Cascade Microtech, Inc. System for testing semiconductors
JP2006292727A (en) * 2005-03-18 2006-10-26 Alps Electric Co Ltd Semiconductor transfer tray, burn-in board using the same, inspection apparatus for burn-in test, burn-in test method, and semiconductor manufacturing method
WO2006104886A2 (en) * 2005-03-28 2006-10-05 Texas Instruments Incorporated Resilient probes for electrical testing
US7449899B2 (en) * 2005-06-08 2008-11-11 Cascade Microtech, Inc. Probe for high frequency signals
WO2007002297A2 (en) 2005-06-24 2007-01-04 Crafts Douglas E Temporary planar electrical contact device and method using vertically-compressible nanotube contact structures
US20070007974A1 (en) * 2005-07-05 2007-01-11 Jinn-Tong Chiu Method for reducing integral stress of a vertical probe with specific structure
US20070050738A1 (en) * 2005-08-31 2007-03-01 Dittmann Larry E Customer designed interposer
US7517725B2 (en) * 2005-11-28 2009-04-14 Xci, Inc. System and method for separating and packaging integrated circuits
US7649367B2 (en) 2005-12-07 2010-01-19 Microprobe, Inc. Low profile probe having improved mechanical scrub and reduced contact inductance
US7357644B2 (en) * 2005-12-12 2008-04-15 Neoconix, Inc. Connector having staggered contact architecture for enhanced working range
US8258599B2 (en) * 2005-12-15 2012-09-04 Atmel Corporation Electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US20070138628A1 (en) * 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US7982290B2 (en) * 2006-01-12 2011-07-19 Palo Alto Research Center, Inc. Contact spring application to semiconductor devices
KR100741110B1 (en) * 2006-02-15 2007-07-19 삼성에스디아이 주식회사 Optic fibre and method of forming electrodes of plasma display panel
US7312617B2 (en) 2006-03-20 2007-12-25 Microprobe, Inc. Space transformers employing wire bonds for interconnections with fine pitch contacts
US7403028B2 (en) 2006-06-12 2008-07-22 Cascade Microtech, Inc. Test structure and probe for differential signals
US7764072B2 (en) 2006-06-12 2010-07-27 Cascade Microtech, Inc. Differential signal probing system
US7723999B2 (en) 2006-06-12 2010-05-25 Cascade Microtech, Inc. Calibration structures for differential signal probing
US7679195B2 (en) * 2006-06-20 2010-03-16 Taiwan Semiconductor Manufacturing Co., Ltd. PAD structure and method of testing
US7932590B2 (en) * 2006-07-13 2011-04-26 Atmel Corporation Stacked-die electronics package with planar and three-dimensional inductor elements
NL1032174C2 (en) * 2006-07-14 2008-01-15 Elsyca N V Device suitable for electrochemically processing an object and method for manufacturing such an apparatus, method for electrochemically processing an object with such an apparatus and also object manufactured with such a method.
US20080022522A1 (en) * 2006-07-19 2008-01-31 Lotes Co., Ltd. Manufacturing method for electrical connector
US8907689B2 (en) 2006-10-11 2014-12-09 Microprobe, Inc. Probe retention arrangement
US8130007B2 (en) * 2006-10-16 2012-03-06 Formfactor, Inc. Probe card assembly with carbon nanotube probes having a spring mechanism therein
US7476563B2 (en) * 2006-11-17 2009-01-13 Freescale Semiconductor, Inc. Method of packaging a device using a dielectric layer
US7807511B2 (en) * 2006-11-17 2010-10-05 Freescale Semiconductor, Inc. Method of packaging a device having a multi-contact elastomer connector contact area and device thereof
US7696016B2 (en) * 2006-11-17 2010-04-13 Freescale Semiconductor, Inc. Method of packaging a device having a tangible element and device thereof
US7588951B2 (en) * 2006-11-17 2009-09-15 Freescale Semiconductor, Inc. Method of packaging a semiconductor device and a prefabricated connector
JP2008160019A (en) * 2006-12-26 2008-07-10 Shinko Electric Ind Co Ltd Electronic component
US7851794B2 (en) * 2006-12-28 2010-12-14 Formfactor, Inc. Rotating contact element and methods of fabrication
US7514948B2 (en) 2007-04-10 2009-04-07 Microprobe, Inc. Vertical probe array arranged to provide space transformation
US7592817B2 (en) 2007-07-17 2009-09-22 International Business Machines Corporation Alignment correction system and method of use
JP5030060B2 (en) * 2007-08-01 2012-09-19 軍生 木本 Electrical signal connection device
US7876114B2 (en) 2007-08-08 2011-01-25 Cascade Microtech, Inc. Differential waveguide probe
US7888955B2 (en) 2007-09-25 2011-02-15 Formfactor, Inc. Method and apparatus for testing devices using serially controlled resources
US7977959B2 (en) 2007-09-27 2011-07-12 Formfactor, Inc. Method and apparatus for testing devices using serially controlled intelligent switches
US8723546B2 (en) 2007-10-19 2014-05-13 Microprobe, Inc. Vertical guided layered probe
CN101453071B (en) * 2007-11-28 2013-05-08 李世煌 Conductive body for electric power plug, socket and socket connector with conductive material improved
US7805647B2 (en) * 2008-02-15 2010-09-28 Texas Instruments Incorporated System and method for testing a plurality of circuits
US20090224793A1 (en) * 2008-03-07 2009-09-10 Formfactor, Inc. Method And Apparatus For Designing A Custom Test System
US8122309B2 (en) * 2008-03-11 2012-02-21 Formfactor, Inc. Method and apparatus for processing failures during semiconductor device testing
US8230593B2 (en) 2008-05-29 2012-07-31 Microprobe, Inc. Probe bonding method having improved control of bonding material
US8095841B2 (en) 2008-08-19 2012-01-10 Formfactor, Inc. Method and apparatus for testing semiconductor devices with autonomous expected value generation
US7944225B2 (en) * 2008-09-26 2011-05-17 Formfactor, Inc. Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test
US7888957B2 (en) 2008-10-06 2011-02-15 Cascade Microtech, Inc. Probing apparatus with impedance optimized interface
WO2010059247A2 (en) 2008-11-21 2010-05-27 Cascade Microtech, Inc. Replaceable coupon for a probing apparatus
US8073019B2 (en) * 2009-03-02 2011-12-06 Jian Liu 810 nm ultra-short pulsed fiber laser
US8531042B2 (en) * 2009-06-30 2013-09-10 Oracle America, Inc. Technique for fabricating microsprings on non-planar surfaces
US8872176B2 (en) 2010-10-06 2014-10-28 Formfactor, Inc. Elastic encapsulated carbon nanotube based electrical contacts
US9310437B2 (en) * 2011-03-25 2016-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Adaptive test sequence for testing integrated circuits
JP2013101043A (en) * 2011-11-08 2013-05-23 Renesas Electronics Corp Method for manufacturing semiconductor device
US8641428B2 (en) 2011-12-02 2014-02-04 Neoconix, Inc. Electrical connector and method of making it
US9102119B2 (en) 2012-06-26 2015-08-11 General Electric Company Encapsulated beam and method of forming
US9680273B2 (en) 2013-03-15 2017-06-13 Neoconix, Inc Electrical connector with electrical contacts protected by a layer of compressible material and method of making it
US9252138B2 (en) * 2014-05-27 2016-02-02 General Electric Company Interconnect devices for electronic packaging assemblies
JP6310782B2 (en) * 2014-06-20 2018-04-11 ルネサスエレクトロニクス株式会社 Semiconductor device manufacturing method and program
KR20160118806A (en) 2015-04-03 2016-10-12 에스케이하이닉스 주식회사 Semiconductor package module
US10753961B2 (en) * 2017-05-10 2020-08-25 Tektronix, Inc. Shielded probe tip interface
US10261123B2 (en) * 2017-08-24 2019-04-16 Micron Technology, Inc. Semiconductor device structures for burn-in testing and methods thereof
US11262383B1 (en) 2018-09-26 2022-03-01 Microfabrica Inc. Probes having improved mechanical and/or electrical properties for making contact between electronic circuit elements and methods for making

Citations (95)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3027502A (en) * 1960-07-08 1962-03-27 Nippon Electric Co Semiconductor device
US3373481A (en) * 1965-06-22 1968-03-19 Sperry Rand Corp Method of electrically interconnecting conductors
US3825353A (en) * 1972-06-06 1974-07-23 Microsystems Int Ltd Mounting leads and method of fabrication
US3832632A (en) * 1971-11-22 1974-08-27 F Ardezzone Multi-point probe head assembly
US4038599A (en) * 1974-12-30 1977-07-26 International Business Machines Corporation High density wafer contacting and test system
US4281449A (en) * 1979-12-21 1981-08-04 Harris Corporation Method for qualifying biased burn-in integrated circuits on a wafer level
US4523144A (en) * 1980-05-27 1985-06-11 Japan Electronic Materials Corp. Complex probe card for testing a semiconductor wafer
US4585727A (en) * 1984-07-27 1986-04-29 Probe-Tronics, Inc. Fixed point method and apparatus for probing semiconductor devices
US4667219A (en) * 1984-04-27 1987-05-19 Trilogy Computer Development Partners, Ltd. Semiconductor chip interface
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
US4697143A (en) * 1984-04-30 1987-09-29 Cascade Microtech, Inc. Wafer probe
US4727319A (en) * 1985-12-24 1988-02-23 Hughes Aircraft Company Apparatus for on-wafer testing of electrical circuits
US4746857A (en) * 1985-09-13 1988-05-24 Danippon Screen Mfg. Co. Ltd. Probing apparatus for measuring electrical characteristics of semiconductor device formed on wafer
US4758785A (en) * 1986-09-03 1988-07-19 Tektronix, Inc. Pressure control apparatus for use in an integrated circuit testing station
US4764848A (en) * 1986-11-24 1988-08-16 International Business Machines Corporation Surface mounted array strain relief device
US4764723A (en) * 1986-11-10 1988-08-16 Cascade Microtech, Inc. Wafer probe
US4766371A (en) * 1982-07-24 1988-08-23 Risho Kogyo Co., Ltd. Test board for semiconductor packages
US4870356A (en) * 1987-09-30 1989-09-26 Digital Equipment Corporation Multi-component test fixture
US4899099A (en) * 1988-05-19 1990-02-06 Augat Inc. Flex dot wafer probe
US4899107A (en) * 1988-09-30 1990-02-06 Micron Technology, Inc. Discrete die burn-in for nonpackaged die
US4945302A (en) * 1987-04-24 1990-07-31 Scantest Systems A/S Process and a circuit board for performing tests during burn-in of integrated semi-conductor circuits
US4955523A (en) * 1986-12-17 1990-09-11 Raychem Corporation Interconnection of electronic components
US4983907A (en) * 1987-05-14 1991-01-08 Intel Corporation Driven guard probe card
US4985676A (en) * 1989-02-17 1991-01-15 Tokyo Electron Limited Method and apparatus of performing probing test for electrically and sequentially testing semiconductor device patterns
US4985988A (en) * 1989-11-03 1991-01-22 Motorola, Inc. Method for assembling, testing, and packaging integrated circuits
US4998062A (en) * 1988-10-25 1991-03-05 Tokyo Electron Limited Probe device having micro-strip line structure
US5047711A (en) * 1989-08-23 1991-09-10 Silicon Connections Corporation Wafer-level burn-in testing of integrated circuits
US5095187A (en) * 1989-12-20 1992-03-10 Raychem Corporation Weakening wire supplied through a wire bonder
US5123850A (en) * 1990-04-06 1992-06-23 Texas Instruments Incorporated Non-destructive burn-in test socket for integrated circuit die
US5130644A (en) * 1988-11-23 1992-07-14 Texas Instruments Incorporated Integrated circuit self-testing device and method
US5130779A (en) * 1990-06-19 1992-07-14 International Business Machines Corporation Solder mass having conductive encapsulating arrangement
US5140405A (en) * 1990-08-30 1992-08-18 Micron Technology, Inc. Semiconductor assembly utilizing elastomeric single axis conductive interconnect
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5149662A (en) * 1991-03-27 1992-09-22 Integrated System Assemblies Corporation Methods for testing and burn-in of integrated circuit chips
US5187020A (en) * 1990-07-31 1993-02-16 Texas Instruments Incorporated Compliant contact pad
US5189507A (en) * 1986-12-17 1993-02-23 Raychem Corporation Interconnection of electronic components
US5195237A (en) * 1987-05-21 1993-03-23 Cray Computer Corporation Flying leads for integrated circuits
US5198752A (en) * 1987-09-02 1993-03-30 Tokyo Electron Limited Electric probing-test machine having a cooling system
US5210939A (en) * 1992-04-17 1993-05-18 Intel Corporation Lead grid array integrated circuit
US5220277A (en) * 1991-03-26 1993-06-15 Erich Reitinger Arrangement for testing semiconductor wafers or the like
US5247250A (en) * 1992-03-27 1993-09-21 Minnesota Mining And Manufacturing Company Integrated circuit test socket
US5289631A (en) * 1992-03-04 1994-03-01 Mcnc Method for testing, burn-in, and/or programming of integrated circuit chips
US5302555A (en) * 1991-06-10 1994-04-12 At&T Bell Laboratories Anisotropic deposition of dielectrics
US5325052A (en) * 1990-11-30 1994-06-28 Tokyo Electron Yamanashi Limited Probe apparatus
US5329228A (en) * 1989-12-01 1994-07-12 Mitel Corporation Test chip for semiconductor fault analysis
US5336992A (en) * 1992-06-03 1994-08-09 Trw Inc. On-wafer integrated circuit electrical testing
US5338223A (en) * 1991-09-03 1994-08-16 At&T Bell Laboratories Hybrid wafer probe
US5389873A (en) * 1992-06-05 1995-02-14 Mitsubishi Denki Kabushiki Kaisha Pressure contact chip and wafer testing device
US5391984A (en) * 1991-11-01 1995-02-21 Sgs-Thomson Microelectronics, Inc. Method and apparatus for testing integrated circuit devices
US5397997A (en) * 1991-08-23 1995-03-14 Nchip, Inc. Burn-in technologies for unpackaged integrated circuits
US5410162A (en) * 1993-10-15 1995-04-25 Texas Instruments Incorporated Apparatus for and method of rapid testing of semiconductor components at elevated temperature
US5424651A (en) * 1992-03-27 1995-06-13 Green; Robert S. Fixture for burn-in testing of semiconductor wafers, and a semiconductor wafer
US5434513A (en) * 1992-08-10 1995-07-18 Rohm Co., Ltd. Semiconductor wafer testing apparatus using intermediate semiconductor wafer
US5436571A (en) * 1990-08-20 1995-07-25 Tokyo Electron Limited Probing test method of contacting a plurality of probes of a probe card with pads on a chip on a semiconductor wafer
US5440241A (en) * 1992-03-06 1995-08-08 Micron Technology, Inc. Method for testing, burning-in, and manufacturing wafer scale integrated circuits and a packaged wafer assembly produced thereby
US5442282A (en) * 1992-07-02 1995-08-15 Lsi Logic Corporation Testing and exercising individual, unsingulated dies on a wafer
US5444386A (en) * 1992-01-17 1995-08-22 Tokyo Seimitsu Co., Ltd. Probing apparatus having an automatic probe card install mechanism and a semiconductor wafer testing system including the same
US5444366A (en) * 1991-01-11 1995-08-22 Texas Instruments Incorporated Wafer burn-in and test system
US5446395A (en) * 1992-09-22 1995-08-29 Nec Corporation Test circuit for large scale integrated circuits on a wafer
US5483175A (en) * 1992-04-10 1996-01-09 Micron Technology, Inc. Method for circuits connection for wafer level burning and testing of individual dies on semiconductor wafer
US5488282A (en) * 1993-06-23 1996-01-30 Hughes Aircraft Company System and method for reconditioning spacecraft battery
US5489538A (en) * 1992-08-21 1996-02-06 Lsi Logic Corporation Method of die burn-in
US5497079A (en) * 1992-09-01 1996-03-05 Matsushita Electric Industrial Co., Ltd. Semiconductor testing apparatus, semiconductor testing circuit chip, and probe card
US5495667A (en) * 1994-11-07 1996-03-05 Micron Technology, Inc. Method for forming contact pins for semiconductor dice and interconnects
US5506498A (en) * 1992-03-20 1996-04-09 Xandex, Inc. Probe card system and method
US5510724A (en) * 1993-05-31 1996-04-23 Tokyo Electron Limited Probe apparatus and burn-in apparatus
US5513430A (en) * 1994-08-19 1996-05-07 Motorola, Inc. Method for manufacturing a probe
US5517126A (en) * 1993-03-18 1996-05-14 Tokyo Electron Limited Probe apparatus
US5518964A (en) * 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5525545A (en) * 1993-03-26 1996-06-11 Tessera, Inc. Semiconductor chip assemblies and components with pressure contact
US5532610A (en) * 1993-08-25 1996-07-02 Nec Corporation Apparatus for testing semicondctor wafer
US5532609A (en) * 1992-06-11 1996-07-02 Cascade Microtech, Inc. Wafer probe station having environment control enclosure
US5534784A (en) * 1994-05-02 1996-07-09 Motorola, Inc. Method for probing a semiconductor wafer
US5534786A (en) * 1994-10-14 1996-07-09 Co-Operative Facility For Aging Tester Development Burn-in and test method of semiconductor wafers and burn-in boards for use in semiconductor wafer burn-in tests
US5539324A (en) * 1988-09-30 1996-07-23 Micron Technology, Inc. Universal wafer carrier for wafer level die burn-in
US5550482A (en) * 1993-07-20 1996-08-27 Tokyo Electron Kabushiki Kaisha Probe device
US5555422A (en) * 1993-03-10 1996-09-10 Co-Operative Facility For Aging Tester Development Prober for semiconductor integrated circuit element wafer
US5559444A (en) * 1991-06-04 1996-09-24 Micron Technology, Inc. Method and apparatus for testing unpackaged semiconductor dice
US5594446A (en) * 1988-01-28 1997-01-14 Sri International Broadband electromagnetic absorption via a collisional helium plasma
US5601740A (en) * 1993-11-16 1997-02-11 Formfactor, Inc. Method and apparatus for wirebonding, for severing bond wires, and for forming balls on the ends of bond wires
US5616953A (en) * 1994-09-01 1997-04-01 Micron Technology, Inc. Lead frame surface finish enhancement
US5640762A (en) * 1988-09-30 1997-06-24 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die
US5648661A (en) * 1992-07-02 1997-07-15 Lsi Logic Corporation Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies
US5665654A (en) * 1995-02-10 1997-09-09 Micron Display Technology, Inc. Method for forming an electrical connection to a semiconductor die using loose lead wire bonding
US5726580A (en) * 1990-08-29 1998-03-10 Micron Technology, Inc. Universal wafer carrier for wafer level die burn-in
US5756370A (en) * 1996-02-08 1998-05-26 Micron Technology, Inc. Compliant contact system with alignment structure for testing unpackaged semiconductor dice
US5772451A (en) * 1993-11-16 1998-06-30 Form Factor, Inc. Sockets for electronic components and methods of connecting to electronic components
US5783461A (en) * 1996-10-03 1998-07-21 Micron Technology, Inc. Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication
US5864946A (en) * 1993-11-16 1999-02-02 Form Factor, Inc. Method of making contact tip structures
US5878486A (en) * 1993-11-16 1999-03-09 Formfactor, Inc. Method of burning-in semiconductor devices
US5884398A (en) * 1993-11-16 1999-03-23 Form Factor, Inc. Mounting spring elements on semiconductor devices
US5897326A (en) * 1993-11-16 1999-04-27 Eldridge; Benjamin N. Method of exercising semiconductor devices
US5917707A (en) * 1993-11-16 1999-06-29 Formfactor, Inc. Flexible contact structure with an electrically conductive shell
US6029344A (en) * 1993-11-16 2000-02-29 Formfactor, Inc. Composite interconnection element for microelectronic components, and method of making same
US6336269B1 (en) * 1993-11-16 2002-01-08 Benjamin N. Eldridge Method of fabricating an interconnection element

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3849872A (en) * 1972-10-24 1974-11-26 Ibm Contacting integrated circuit chip terminal through the wafer kerf
US3842189A (en) * 1973-01-08 1974-10-15 Rca Corp Contact array and method of making the same
JPS5728337A (en) 1980-07-28 1982-02-16 Hitachi Ltd Connecting constructin of semiconductor element
US4780836A (en) * 1985-08-14 1988-10-25 Kabushiki Kaisha Toshiba Method of testing semiconductor devices using a probe card
US5476211A (en) * 1993-11-16 1995-12-19 Form Factor, Inc. Method of manufacturing electrical contacts, using a sacrificial member
US5302550A (en) 1985-12-24 1994-04-12 Mitsubishi Denki Kabushiki Kaisha Method of bonding a microelectronic device
JPH07114227B2 (en) * 1989-01-07 1995-12-06 三菱電機株式会社 Wafer test probe
US5214375A (en) * 1989-02-06 1993-05-25 Giga Probe, Inc. Multi-point probe assembly for testing electronic device
FR2643753A1 (en) 1989-02-28 1990-08-31 Commissariat Energie Atomique Method of interconnecting electrical components by means of deformable and substantially spherical conducting elements
JPH02237047A (en) * 1989-03-09 1990-09-19 Mitsubishi Electric Corp Semiconductor testing device
US5073117A (en) * 1989-03-30 1991-12-17 Texas Instruments Incorporated Flip-chip test socket adaptor and method
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US5059899A (en) * 1990-08-16 1991-10-22 Micron Technology, Inc. Semiconductor dies and wafers and methods for making
JPH04139850A (en) * 1990-10-01 1992-05-13 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device and inspecting method thereof
US5585282A (en) * 1991-06-04 1996-12-17 Micron Technology, Inc. Process for forming a raised portion on a projecting contact for electrical testing of a semiconductor
US5173451A (en) * 1991-06-04 1992-12-22 Micron Technology, Inc. Soft bond for semiconductor dies
FR2680284B1 (en) 1991-08-09 1993-12-03 Thomson Csf VERY LOW PIT CONNECTION DEVICE AND MANUFACTURING METHOD.
US5279975A (en) * 1992-02-07 1994-01-18 Micron Technology, Inc. Method of testing individual dies on semiconductor wafers prior to singulation
US5266889A (en) * 1992-05-29 1993-11-30 Cascade Microtech, Inc. Wafer probe station with integrated environment control enclosure
US5479109A (en) * 1992-06-03 1995-12-26 Trw Inc. Testing device for integrated circuits on wafer
US5389556A (en) * 1992-07-02 1995-02-14 Lsi Logic Corporation Individually powering-up unsingulated dies on a wafer
US5363038A (en) * 1992-08-12 1994-11-08 Fujitsu Limited Method and apparatus for testing an unpopulated chip carrier using a module test card
US5479108A (en) * 1992-11-25 1995-12-26 David Cheng Method and apparatus for handling wafers
US5303938A (en) * 1993-03-25 1994-04-19 Miller Donald C Kelvin chuck apparatus and method of manufacture
US5559446A (en) * 1993-07-19 1996-09-24 Tokyo Electron Kabushiki Kaisha Probing method and device
US5570032A (en) * 1993-08-17 1996-10-29 Micron Technology, Inc. Wafer scale burn-in apparatus and process
US5488292A (en) * 1993-10-04 1996-01-30 Tokyo Seimitsu Co., Ltd. Wafer inspecting system
US5806181A (en) * 1993-11-16 1998-09-15 Formfactor, Inc. Contact carriers (tiles) for populating larger substrates with spring contacts
US5983493A (en) * 1993-11-16 1999-11-16 Formfactor, Inc. Method of temporarily, then permanently, connecting to a semiconductor device
US5974662A (en) 1993-11-16 1999-11-02 Formfactor, Inc. Method of planarizing tips of probe elements of a probe card assembly
JP2967798B2 (en) * 1993-12-16 1999-10-25 株式会社東京精密 Wafer prober
US5585737A (en) * 1993-12-27 1996-12-17 Tokyo Electron Kabushiki Kaisha Semiconductor wafer probing method including arranging index regions that include all chips and minimize the occurrence of non-contact between a chip and a probe needle during chip verification
GB9400384D0 (en) 1994-01-11 1994-03-09 Inmos Ltd Circuit connection in an electrical assembly
JP3268329B2 (en) 1994-10-06 2002-03-25 キヤノン株式会社 Sheet material misregistration correction apparatus and image forming apparatus
JP3142847B2 (en) 2000-01-01 2001-03-07 株式会社ソフィア Pachinko machine

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3027502A (en) * 1960-07-08 1962-03-27 Nippon Electric Co Semiconductor device
US3373481A (en) * 1965-06-22 1968-03-19 Sperry Rand Corp Method of electrically interconnecting conductors
US3832632A (en) * 1971-11-22 1974-08-27 F Ardezzone Multi-point probe head assembly
US3825353A (en) * 1972-06-06 1974-07-23 Microsystems Int Ltd Mounting leads and method of fabrication
US4038599A (en) * 1974-12-30 1977-07-26 International Business Machines Corporation High density wafer contacting and test system
US4281449A (en) * 1979-12-21 1981-08-04 Harris Corporation Method for qualifying biased burn-in integrated circuits on a wafer level
US4523144A (en) * 1980-05-27 1985-06-11 Japan Electronic Materials Corp. Complex probe card for testing a semiconductor wafer
US4567433A (en) * 1980-05-27 1986-01-28 Nihon Denshi Zairo Kabushiki Kaisha Complex probe card for testing a semiconductor wafer
US4766371A (en) * 1982-07-24 1988-08-23 Risho Kogyo Co., Ltd. Test board for semiconductor packages
US4667219A (en) * 1984-04-27 1987-05-19 Trilogy Computer Development Partners, Ltd. Semiconductor chip interface
US4697143A (en) * 1984-04-30 1987-09-29 Cascade Microtech, Inc. Wafer probe
US4585727A (en) * 1984-07-27 1986-04-29 Probe-Tronics, Inc. Fixed point method and apparatus for probing semiconductor devices
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
US4746857A (en) * 1985-09-13 1988-05-24 Danippon Screen Mfg. Co. Ltd. Probing apparatus for measuring electrical characteristics of semiconductor device formed on wafer
US4727319A (en) * 1985-12-24 1988-02-23 Hughes Aircraft Company Apparatus for on-wafer testing of electrical circuits
US4758785A (en) * 1986-09-03 1988-07-19 Tektronix, Inc. Pressure control apparatus for use in an integrated circuit testing station
US4764723A (en) * 1986-11-10 1988-08-16 Cascade Microtech, Inc. Wafer probe
US4764848A (en) * 1986-11-24 1988-08-16 International Business Machines Corporation Surface mounted array strain relief device
US5189507A (en) * 1986-12-17 1993-02-23 Raychem Corporation Interconnection of electronic components
US4955523A (en) * 1986-12-17 1990-09-11 Raychem Corporation Interconnection of electronic components
US4945302A (en) * 1987-04-24 1990-07-31 Scantest Systems A/S Process and a circuit board for performing tests during burn-in of integrated semi-conductor circuits
US4983907A (en) * 1987-05-14 1991-01-08 Intel Corporation Driven guard probe card
US5195237A (en) * 1987-05-21 1993-03-23 Cray Computer Corporation Flying leads for integrated circuits
US5198752A (en) * 1987-09-02 1993-03-30 Tokyo Electron Limited Electric probing-test machine having a cooling system
US4870356A (en) * 1987-09-30 1989-09-26 Digital Equipment Corporation Multi-component test fixture
US5594446A (en) * 1988-01-28 1997-01-14 Sri International Broadband electromagnetic absorption via a collisional helium plasma
US4899099A (en) * 1988-05-19 1990-02-06 Augat Inc. Flex dot wafer probe
US4899107A (en) * 1988-09-30 1990-02-06 Micron Technology, Inc. Discrete die burn-in for nonpackaged die
US5539324A (en) * 1988-09-30 1996-07-23 Micron Technology, Inc. Universal wafer carrier for wafer level die burn-in
US5640762A (en) * 1988-09-30 1997-06-24 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die
US4998062A (en) * 1988-10-25 1991-03-05 Tokyo Electron Limited Probe device having micro-strip line structure
US5130644A (en) * 1988-11-23 1992-07-14 Texas Instruments Incorporated Integrated circuit self-testing device and method
US4985676A (en) * 1989-02-17 1991-01-15 Tokyo Electron Limited Method and apparatus of performing probing test for electrically and sequentially testing semiconductor device patterns
US5047711A (en) * 1989-08-23 1991-09-10 Silicon Connections Corporation Wafer-level burn-in testing of integrated circuits
US4985988A (en) * 1989-11-03 1991-01-22 Motorola, Inc. Method for assembling, testing, and packaging integrated circuits
US5329228A (en) * 1989-12-01 1994-07-12 Mitel Corporation Test chip for semiconductor fault analysis
US5095187A (en) * 1989-12-20 1992-03-10 Raychem Corporation Weakening wire supplied through a wire bonder
US5123850A (en) * 1990-04-06 1992-06-23 Texas Instruments Incorporated Non-destructive burn-in test socket for integrated circuit die
US5130779A (en) * 1990-06-19 1992-07-14 International Business Machines Corporation Solder mass having conductive encapsulating arrangement
US5187020A (en) * 1990-07-31 1993-02-16 Texas Instruments Incorporated Compliant contact pad
US5436571A (en) * 1990-08-20 1995-07-25 Tokyo Electron Limited Probing test method of contacting a plurality of probes of a probe card with pads on a chip on a semiconductor wafer
US5726580A (en) * 1990-08-29 1998-03-10 Micron Technology, Inc. Universal wafer carrier for wafer level die burn-in
US5140405A (en) * 1990-08-30 1992-08-18 Micron Technology, Inc. Semiconductor assembly utilizing elastomeric single axis conductive interconnect
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5325052A (en) * 1990-11-30 1994-06-28 Tokyo Electron Yamanashi Limited Probe apparatus
US5532614A (en) * 1991-01-11 1996-07-02 Texas Instruments Incorporated Wafer burn-in and test system
US5444366A (en) * 1991-01-11 1995-08-22 Texas Instruments Incorporated Wafer burn-in and test system
US5220277A (en) * 1991-03-26 1993-06-15 Erich Reitinger Arrangement for testing semiconductor wafers or the like
US5149662A (en) * 1991-03-27 1992-09-22 Integrated System Assemblies Corporation Methods for testing and burn-in of integrated circuit chips
US5559444A (en) * 1991-06-04 1996-09-24 Micron Technology, Inc. Method and apparatus for testing unpackaged semiconductor dice
US5302555A (en) * 1991-06-10 1994-04-12 At&T Bell Laboratories Anisotropic deposition of dielectrics
US5397997A (en) * 1991-08-23 1995-03-14 Nchip, Inc. Burn-in technologies for unpackaged integrated circuits
US5338223A (en) * 1991-09-03 1994-08-16 At&T Bell Laboratories Hybrid wafer probe
US5391984A (en) * 1991-11-01 1995-02-21 Sgs-Thomson Microelectronics, Inc. Method and apparatus for testing integrated circuit devices
US5444386A (en) * 1992-01-17 1995-08-22 Tokyo Seimitsu Co., Ltd. Probing apparatus having an automatic probe card install mechanism and a semiconductor wafer testing system including the same
US5289631A (en) * 1992-03-04 1994-03-01 Mcnc Method for testing, burn-in, and/or programming of integrated circuit chips
US5440241A (en) * 1992-03-06 1995-08-08 Micron Technology, Inc. Method for testing, burning-in, and manufacturing wafer scale integrated circuits and a packaged wafer assembly produced thereby
US5506498A (en) * 1992-03-20 1996-04-09 Xandex, Inc. Probe card system and method
US5247250A (en) * 1992-03-27 1993-09-21 Minnesota Mining And Manufacturing Company Integrated circuit test socket
US5424651A (en) * 1992-03-27 1995-06-13 Green; Robert S. Fixture for burn-in testing of semiconductor wafers, and a semiconductor wafer
US5483175A (en) * 1992-04-10 1996-01-09 Micron Technology, Inc. Method for circuits connection for wafer level burning and testing of individual dies on semiconductor wafer
US5210939A (en) * 1992-04-17 1993-05-18 Intel Corporation Lead grid array integrated circuit
US5336992A (en) * 1992-06-03 1994-08-09 Trw Inc. On-wafer integrated circuit electrical testing
US5389873A (en) * 1992-06-05 1995-02-14 Mitsubishi Denki Kabushiki Kaisha Pressure contact chip and wafer testing device
US5532609A (en) * 1992-06-11 1996-07-02 Cascade Microtech, Inc. Wafer probe station having environment control enclosure
US5539325A (en) * 1992-07-02 1996-07-23 Lsi Logic Corporation Testing and exercising individual, unsingulated dies on a wafer
US5648661A (en) * 1992-07-02 1997-07-15 Lsi Logic Corporation Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies
US5442282A (en) * 1992-07-02 1995-08-15 Lsi Logic Corporation Testing and exercising individual, unsingulated dies on a wafer
US5434513A (en) * 1992-08-10 1995-07-18 Rohm Co., Ltd. Semiconductor wafer testing apparatus using intermediate semiconductor wafer
US5489538A (en) * 1992-08-21 1996-02-06 Lsi Logic Corporation Method of die burn-in
US5497079A (en) * 1992-09-01 1996-03-05 Matsushita Electric Industrial Co., Ltd. Semiconductor testing apparatus, semiconductor testing circuit chip, and probe card
US5446395A (en) * 1992-09-22 1995-08-29 Nec Corporation Test circuit for large scale integrated circuits on a wafer
US5555422A (en) * 1993-03-10 1996-09-10 Co-Operative Facility For Aging Tester Development Prober for semiconductor integrated circuit element wafer
US5517126A (en) * 1993-03-18 1996-05-14 Tokyo Electron Limited Probe apparatus
US5525545A (en) * 1993-03-26 1996-06-11 Tessera, Inc. Semiconductor chip assemblies and components with pressure contact
US5510724A (en) * 1993-05-31 1996-04-23 Tokyo Electron Limited Probe apparatus and burn-in apparatus
US5488282A (en) * 1993-06-23 1996-01-30 Hughes Aircraft Company System and method for reconditioning spacecraft battery
US5550482A (en) * 1993-07-20 1996-08-27 Tokyo Electron Kabushiki Kaisha Probe device
US5532610A (en) * 1993-08-25 1996-07-02 Nec Corporation Apparatus for testing semicondctor wafer
US5410162A (en) * 1993-10-15 1995-04-25 Texas Instruments Incorporated Apparatus for and method of rapid testing of semiconductor components at elevated temperature
US5897326A (en) * 1993-11-16 1999-04-27 Eldridge; Benjamin N. Method of exercising semiconductor devices
US5884398A (en) * 1993-11-16 1999-03-23 Form Factor, Inc. Mounting spring elements on semiconductor devices
US5772451A (en) * 1993-11-16 1998-06-30 Form Factor, Inc. Sockets for electronic components and methods of connecting to electronic components
US6032356A (en) * 1993-11-16 2000-03-07 Formfactor. Inc. Wafer-level test and burn-in, and semiconductor process
US6029344A (en) * 1993-11-16 2000-02-29 Formfactor, Inc. Composite interconnection element for microelectronic components, and method of making same
US5917707A (en) * 1993-11-16 1999-06-29 Formfactor, Inc. Flexible contact structure with an electrically conductive shell
US5878486A (en) * 1993-11-16 1999-03-09 Formfactor, Inc. Method of burning-in semiconductor devices
US5864946A (en) * 1993-11-16 1999-02-02 Form Factor, Inc. Method of making contact tip structures
US5601740A (en) * 1993-11-16 1997-02-11 Formfactor, Inc. Method and apparatus for wirebonding, for severing bond wires, and for forming balls on the ends of bond wires
US6336269B1 (en) * 1993-11-16 2002-01-08 Benjamin N. Eldridge Method of fabricating an interconnection element
US5534784A (en) * 1994-05-02 1996-07-09 Motorola, Inc. Method for probing a semiconductor wafer
US5518964A (en) * 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5513430A (en) * 1994-08-19 1996-05-07 Motorola, Inc. Method for manufacturing a probe
US5616953A (en) * 1994-09-01 1997-04-01 Micron Technology, Inc. Lead frame surface finish enhancement
US5534786A (en) * 1994-10-14 1996-07-09 Co-Operative Facility For Aging Tester Development Burn-in and test method of semiconductor wafers and burn-in boards for use in semiconductor wafer burn-in tests
US5495667A (en) * 1994-11-07 1996-03-05 Micron Technology, Inc. Method for forming contact pins for semiconductor dice and interconnects
US5665654A (en) * 1995-02-10 1997-09-09 Micron Display Technology, Inc. Method for forming an electrical connection to a semiconductor die using loose lead wire bonding
US5756370A (en) * 1996-02-08 1998-05-26 Micron Technology, Inc. Compliant contact system with alignment structure for testing unpackaged semiconductor dice
US5783461A (en) * 1996-10-03 1998-07-21 Micron Technology, Inc. Temporary semiconductor package having hard-metal, dense-array ball contacts and method of fabrication

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040198081A1 (en) * 1993-11-16 2004-10-07 Eldridge Benjamin N. Microelectronic spring contact elements
US7579269B2 (en) * 1993-11-16 2009-08-25 Formfactor, Inc. Microelectronic spring contact elements
US20060244469A1 (en) * 1999-06-07 2006-11-02 Formfactor, Inc. Segmented Contactor
US8011089B2 (en) 1999-06-07 2011-09-06 Formfactor, Inc. Method of repairing segmented contactor
US20100043226A1 (en) * 1999-06-07 2010-02-25 Formfactor, Inc. Segmented contactor
US7578057B2 (en) * 1999-06-07 2009-08-25 Formfactor, Inc. Method of fabricating segmented contactor
US7477065B2 (en) * 2005-05-25 2009-01-13 Chipmos Technologies Inc. Method for fabricating a plurality of elastic probes in a row
US20070069750A1 (en) * 2005-05-25 2007-03-29 Chipmos Technologies (Bermuda) Ltd. Method for fabricating a plurality of elastic probes in a row
US7408786B2 (en) * 2005-06-13 2008-08-05 Research In Motion Limited Electrical connector and system for a component in an electronic device
US7684212B2 (en) 2005-06-13 2010-03-23 Research In Motion Limited Electrical connector and system for a component in an electronic device
US20060279939A1 (en) * 2005-06-13 2006-12-14 Research In Motion Limited Electrical connector and system for a component in an electronic device
US20080212298A1 (en) * 2005-06-13 2008-09-04 Research In Motion Limited Electrical connector and system for a component in an electronic device
US20090273075A1 (en) * 2008-05-05 2009-11-05 Infineon Technologies Ag Semiconductor device and manufacturing of the semiconductor device
US8264085B2 (en) * 2008-05-05 2012-09-11 Infineon Technologies Ag Semiconductor device package interconnections
US8669175B2 (en) 2008-05-05 2014-03-11 Infineon Technologies Ag Semiconductor device and manufacturing of the semiconductor device
US8697456B2 (en) 2008-11-11 2014-04-15 Advanced Inquiry Systems, Inc. Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon
US20120156811A1 (en) * 2008-11-11 2012-06-21 Advanced Inquiry Systems, Inc. Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon
US8476630B2 (en) * 2008-11-11 2013-07-02 Advanced Inquiry Systems, Inc. Methods of adding pads and one or more interconnect layers to the passivated topside of a wafer including connections to at least a portion of the integrated circuit pads thereon
US8367475B2 (en) 2011-03-25 2013-02-05 Broadcom Corporation Chip scale package assembly in reconstitution panel process format
US10290621B2 (en) 2014-08-19 2019-05-14 Amkor Technology, Inc. Method of manufacturing a package-on-package type semiconductor package
US10867984B2 (en) 2014-08-19 2020-12-15 Amkor Technology Singapore Holding Pte. Ltd. Method of manufacturing a package-on-package type semiconductor package
US11508712B2 (en) 2014-08-19 2022-11-22 Amkor Technology Singapore Holding Pte. Ltd. Method of manufacturing a package-on-package type semiconductor package
US10136520B2 (en) 2015-09-18 2018-11-20 Quartzdyne, Inc. Methods of forming a microelectronic device structure, and related microelectronic device structures and microelectronic devices
US10681844B2 (en) * 2015-12-31 2020-06-09 DISH Technologies L.L.C. Self-adjustable heat spreader system for set-top box assemblies
US11335570B2 (en) * 2018-12-19 2022-05-17 Texas Instruments Incorporated Multirow gull-wing package for microelectronic devices
US20220277965A1 (en) * 2018-12-19 2022-09-01 Texas Instruments Incorporated Multirow gull-wing package for microelecronic devices

Also Published As

Publication number Publication date
US20040068869A1 (en) 2004-04-15
US5829128A (en) 1998-11-03
US5998228A (en) 1999-12-07
US6655023B1 (en) 2003-12-02
US6032356A (en) 2000-03-07
US7142000B2 (en) 2006-11-28
US5864946A (en) 1999-02-02

Similar Documents

Publication Publication Date Title
US6655023B1 (en) Method and apparatus for burning-in semiconductor devices in wafer form
US5878486A (en) Method of burning-in semiconductor devices
US5884398A (en) Mounting spring elements on semiconductor devices
US5897326A (en) Method of exercising semiconductor devices
US5983493A (en) Method of temporarily, then permanently, connecting to a semiconductor device
EP0792463B1 (en) Mounting spring elements on semiconductor devices
US6023103A (en) Chip-scale carrier for semiconductor devices including mounted spring contacts
US6246247B1 (en) Probe card assembly and kit, and methods of using same
US5974662A (en) Method of planarizing tips of probe elements of a probe card assembly
US8373428B2 (en) Probe card assembly and kit, and methods of making same
US7140883B2 (en) Contact carriers (tiles) for populating larger substrates with spring contacts
US6624648B2 (en) Probe card assembly
KR100278093B1 (en) Method of Mounting Resilient Contact Structures to Semiconductor Devices
WO1997016866A2 (en) Chip interconnection carrier and methods of mounting spring contacts to semiconductor devices
EP0792462B1 (en) Probe card assembly and method of using the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: HSBC BANK USA, NATIONAL ASSOCIATION, CALIFORNIA

Free format text: SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS;ASSIGNORS:FORMFACTOR, INC.;ASTRIA SEMICONDUCTOR HOLDINGS, INC.;CASCADE MICROTECH, INC.;AND OTHERS;REEL/FRAME:039184/0280

Effective date: 20160624