US20060270216A1 - Phase change memory cell defined by a pattern shrink material process - Google Patents

Phase change memory cell defined by a pattern shrink material process Download PDF

Info

Publication number
US20060270216A1
US20060270216A1 US11/502,078 US50207806A US2006270216A1 US 20060270216 A1 US20060270216 A1 US 20060270216A1 US 50207806 A US50207806 A US 50207806A US 2006270216 A1 US2006270216 A1 US 2006270216A1
Authority
US
United States
Prior art keywords
phase
material layer
memory cell
change
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/502,078
Inventor
Thomas Happ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US11/502,078 priority Critical patent/US20060270216A1/en
Publication of US20060270216A1 publication Critical patent/US20060270216A1/en
Assigned to QIMONDA AG reassignment QIMONDA AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/231Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/061Patterning of the switching material
    • H10N70/066Patterning of the switching material by filling of openings, e.g. damascene method
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/061Patterning of the switching material
    • H10N70/068Patterning of the switching material by processes specially adapted for achieving sub-lithographic dimensions, e.g. using spacers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • H10N70/826Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/841Electrodes
    • H10N70/8413Electrodes adapted for resistive heating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/882Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828Tellurides, e.g. GeSbTe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/884Other compounds of groups 13-15, e.g. elemental or compound semiconductors

Definitions

  • Phase-change memories include phase-change materials that exhibit at least two different states.
  • Phase-change material may be used in a memory cell to store a bit of data.
  • the states of phase-change material may be referenced to as amorphous and crystalline states.
  • the states may be distinguished because the amorphous state generally exhibits higher resistivity than does the crystalline state.
  • the amorphous state involves a more disordered atomic structure, while the crystalline state is an ordered lattice.
  • Phase change in the phase-change materials may be induced reversibly.
  • the memory may change from the amorphous state to the crystalline state, and vice versa, in response to temperature changes.
  • the temperature changes to the phase-change material may be achieved in a variety of ways.
  • a laser can be directed to the phase-change material, current may be driven through the phase-change material, or current or voltage can be fed through a resistive heater adjacent the phase change material.
  • controllable heating of the phase-change material causes controllable phase change within the phase change-material.
  • phase-change memory comprises a memory array having a plurality of memory cells that are made of phase-change material
  • the memory may be programmed to store data utilizing the memory states of the phase-change material.
  • One way to read and write data in such a phase-change memory device is to control a current and/or voltage pulse that is applied to the phase-change material.
  • the level of current and voltage generally corresponds to the temperature induced within the phase-change material in each memory cell.
  • the size of the electrical contact for the phase-change material of the memory cell should be minimized.
  • the memory cell device includes a first electrode, a phase-change material adjacent the first electrode, and a second electrode adjacent the phase-change material.
  • the phase-change material has a sublithographic width defined by a pattern shrink material process.
  • FIG. 1 is a block diagram illustrating one embodiment of a memory cell device.
  • FIG. 2 illustrates a cross-sectional view through one embodiment of a phase-change memory cell.
  • FIG. 3 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
  • FIG. 4 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and an isolation material layer.
  • FIG. 5 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a mask layer.
  • FIG. 6 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a pattern shrink material layer.
  • FIG. 7A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a SAFIERTM material layer after baking.
  • FIG. 7B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, a compound material layer, and a RELACSTM material layer after baking.
  • FIG. 8A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after removing the SAFIERTM material layer.
  • FIG. 8B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and compound material layer after removing the RELACSTM material layer.
  • FIG. 9 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after etching the isolation material layer.
  • FIG. 10 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and isolation material layer after removing the mask layer.
  • FIG. 11 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a phase-change material layer.
  • FIG. 12 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and phase-change material layer after planarization.
  • FIG. 13 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, phase-change material layer, and a second electrode material layer.
  • FIG. 14 illustrates a cross-sectional view through one embodiment of a heater phase-change memory cell.
  • FIG. 15 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
  • FIG. 16 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and an isolation material layer.
  • FIG. 17 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a mask layer.
  • FIG. 18 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a pattern shrink material layer.
  • FIG. 19A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a SAFIERTM material layer after baking.
  • FIG. 19B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, a compound material layer, and a RELACSTM material layer after baking.
  • FIG. 20A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after removing the SAFIERTM material layer.
  • FIG. 20B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and compound material layer after removing the RELACSTM material layer.
  • FIG. 21 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after etching the isolation material layer.
  • FIG. 22 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and isolation material layer after removing the mask layer.
  • FIG. 23 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a heater material layer.
  • FIG. 24 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and heater material layer after planarization.
  • FIG. 25 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, a phase-change material layer, and a second electrode material layer.
  • FIG. 26 is a plot illustrating one embodiment of the correlation between the mask critical dimension and hole pitch to the shrink amount for the SAFIERTM process.
  • FIG. 27 is a plot illustrating one embodiment of the correlation between the hole pitch to the critical dimension percentage dose for the SAFIERTM process.
  • FIG. 1 is a block diagram illustrating one embodiment of a memory cell device 50 .
  • Memory cell device 50 includes write pulse generator 52 , distribution circuit 56 , memory cells 54 a , 54 b , 54 c , and 54 d , and a sense amplifier 58 .
  • memory cells 54 a - 54 b are phase-change memory cells that are based on the amorphous to crystalline phase transition of the memory material.
  • Phase change memory cells 54 a - 54 b are fabricated using a Shrink Assist Film for Enhanced Resolution (SAFIERTM) material available from Tokyo Ohka Kogyo Co., Resolution Enhancement Lithography Assisted by Chemical Shrink (RELACSTM) material available from AZ Electronic Materials, or other suitable pattern shrink material.
  • SAFIERTM Shrink Assist Film for Enhanced Resolution
  • RELACSTM Resolution Enhancement Lithography Assisted by Chemical Shrink
  • Pattern shrink material as used herein is defined as any suitable material that when coated onto patterned photoresist and then heated reduces the line widths of the patterned photoresist.
  • the pattern shrink material provides memory storage locations having a sublithographic width by reducing the width of openings in a patterned photoresist mask used for defining the memory storage locations. Examples of the SAFIERTM process and the RELACSTM process are described in Kim, H. W., “Analytical Study on Small Contact Hole Process for Sub-65 nm Node Generation.” JVSTB 22(6), L38, 2004.
  • write pulse generator 52 generates current or voltage pulses that are controllably directed to memory cells 54 a - 54 b via distribution circuit 56 .
  • distribution circuit 56 is a plurality of transistors that controllably direct current or voltage pulses to the memory, and in another embodiment, is a plurality of transistors that controllably direct current or voltage pulses to heaters adjacent to the phase-change memory cells.
  • memory cells 54 a - 54 b are made of a phase-change material that can be changed from an amorphous state to a crystalline state or from a crystalline state to an amorphous state under influence of temperature change.
  • the degree of crystallinity thereby defines at least two memory states for storing data within memory cell device 50 , which can be assigned to the bit values “0” and “1”.
  • the bit states of memory cells 54 a - 54 b differ significantly in their electrical resistivity. In the amorphous state, a phase-change material exhibits significantly higher resistivity than in the crystalline state. In this way, sense amplifier 58 reads the cell resistance such that the bit value assigned to a particular memory cell 54 a - 54 b is determined.
  • write pulse generator 52 To program a memory cell 54 a - 54 b within memory cell device 50 , write pulse generator 52 generates a current or voltage pulse for heating the phase-change material in the target memory cell. In one embodiment, write pulse generator 52 generates an appropriate current or voltage pulse, which is fed into distribution circuit 56 and distributed to the appropriate target memory cell 54 a - 54 b . The current or voltage pulse amplitude and duration is controlled depending on whether the memory cell is being set or reset. Generally, a “set” operation of a memory cell is heating the phase-change material of the target memory cell above its crystallization temperature (but below its melting temperature) long enough to achieve the crystalline state. Generally, a “reset” operation of a memory cell is quickly heating the phase-change material of the target memory cell above its melting temperature, and then quickly quench cooling the material, thereby achieving the amorphous state.
  • FIG. 2 illustrates a cross-sectional view through one embodiment of a phase-change memory cell 100 .
  • Phase-change memory cell 100 includes a first electrode 102 , phase-change material 106 , a second electrode 108 , insulator material 104 , and isolation material 110 .
  • isolation material 110 comprises insulator material 104 .
  • Phase-change material 106 provides a storage location for storing one bit or several bits of data. Phase-change material 106 is laterally completely enclosed by isolation material 110 , which defines the current path and hence the location of the phase-change region in phase-change material 106 .
  • phase-change material 106 is a sublithographic width defined by a SAFIERTM material process, RELACSTM material process, or other suitable pattern shrink material process.
  • a selection device such as an active device like a transistor or diode, is coupled to first electrode 102 to control the application of current or voltage to first electrode 102 , and thus to phase-change material 106 , to set and reset phase-change material 106 .
  • phase-change material 106 reaches its crystalline state during this set operation.
  • a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 102 to phase-change material 106 .
  • the reset current or voltage quickly heats phase-change material 106 above its melting temperature, and then phase-change material 106 is quickly quench cooled to achieve its amorphous state.
  • isolation material 110 is a good thermal insulator dielectric material such as a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/mK.
  • isolation material 110 may be a dielectric material such as Aerogel material with a thermal conductivity of about 0.12-0.18 W/mK, and in another it may be a templated porous oxide dielectric such as Philk with a thermal conductivity of about 0.13-0.17 W/mK.
  • Phase-change material 106 may be made up of a variety of materials in accordance with the present invention. Generally, chalcogenide alloys that contain one or more elements from Column IV of the periodic table are useful as such materials.
  • phase-change material 106 of memory cell 100 is made up of a chalcogenide compound material, such as GeSbTe or AgInSbTe.
  • the phase change material can be chalcogen-free such as GeSb, GaSb or GeGaSb.
  • FIGS. 3-13 illustrate embodiments of a process for fabricating phase-change memory cell 100 using a pattern shrink material, such as SAFIERTM material or RELACSTM material.
  • a pattern shrink material such as SAFIERTM material or RELACSTM material.
  • the figure numbers followed by an “A” illustrate portions of the fabrication process when using SAFIERTM material as the pattern shrink material.
  • the figure numbers followed by a “B” illustrate portions of the fabrication process when using RELACSTM material as the pattern shrink material.
  • the process can also be performed using other pattern shrink materials similar to SAFIERTM material and RELACSTM material.
  • FIG. 3 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 105 .
  • Preprocessed wafer 105 includes insulation material 104 , first electrode 102 , optional contact material 112 , and lower wafer layers (not shown). In other embodiments, contact material 112 is excluded.
  • First electrode 102 is a tungsten plug, copper plug, or another suitable electrode.
  • Insulation material 104 is SiO 2 or other suitable insulating material.
  • Contact material 112 comprises Ta, TaN, TiN, or another suitable contact material.
  • Optional contact material 112 is provided in one embodiment by etching first electrode 102 to form a recess, filling the recess with contact material 112 , and planarizing to provide preprocessed wafer 105 . In other embodiments, contact material 112 is provided using another suitable process.
  • FIG. 4 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and an insulation material layer 110 a .
  • a planar deposition of isolation material such as SiO 2 , a low k material, SiN, or other suitable isolation material, over preprocessed wafer 105 provides isolation material layer 110 a .
  • Isolation material layer 110 a is deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), metal organic chemical vapor deposition (MOCVD), plasma vapor deposition (PVD), jet vapor deposition (JVP), or other suitable deposition technique.
  • CVD chemical vapor deposition
  • ALD atomic layer deposition
  • MOCVD metal organic chemical vapor deposition
  • PVD plasma vapor deposition
  • JVP jet vapor deposition
  • FIG. 5 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 1110 a , and a mask layer 114 a .
  • mask layer 114 a is provided by spin coating photoresist onto isolation material layer 110 a and performing optical lithography to define mask layer 114 a having an opening 113 a .
  • an anti-reflective coating is spin coated onto isolation material layer 110 a before applying the photoresist. The anti-reflective coating is removed from opening 113 a using a dry etch.
  • opening 113 a is a cylindrical opening above a single first electrode 102 .
  • opening 113 a is a trench opening that extends across one or an array of first electrodes 102 . Opening 113 a is defined by a lithographic width 115 a . In one embodiment, opening 113 a in mask layer 114 a is positioned approximately above the center of first electrode 102 .
  • FIG. 6 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and a pattern shrink material layer 116 a , such as a SAFIERTM or RELACSTM material layer.
  • Pattern shrink material layer 116 a is spin coated or applied using another suitable method onto exposed portions of mask layer 114 a and isolation material layer 110 a.
  • FIG. 7A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 b , and a SAFIERTM material layer 116 b after baking.
  • preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and SAFIERTM material layer 116 a are baked at approximately 150-165° C. for approximately one minute to provide SAFIERTM material layer 116 b and mask layer 114 b having opening 113 b .
  • Opening 113 b is defined by a sublithographic width 115 b .
  • the baking shrinks SAFIERTM material layer 116 a and flows the photoresist of mask layer 114 a while maintaining the shape of the sidewalls of opening 113 a .
  • the shrink rate and the photoresist profile are a function of the bake temperature.
  • the baking reduces width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 b having opening 113 b with width 115 b .
  • the baking is repeated to further reduce the width 115 b of opening 113 b in mask layer 114 b .
  • the baking reduces the line edge roughness of the sidewalls of opening 113 b.
  • FIG. 7B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 c , a compound material layer 118 , and a RELACSTM material layer 116 c after baking.
  • Preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and RELACSTM material layer 116 a are baked to provide RELACSTM material layer 116 c , a conformal compound material layer 118 and mask layer 114 c having opening 113 c .
  • Opening 113 c is defined by a sublithographic width 115 c .
  • the baking reduces the width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 c and conformal compound material layer 118 having opening 113 c with width 115 c .
  • Conformal compound material layer 118 is produced by a chemical reaction between RELACSTM material layer 116 a and the photoresist of mask layer 114 a during baking.
  • FIG. 8A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , and mask layer 114 b after removing SAFIERTM material layer 116 b .
  • SAFIERTM material layer 116 b is removed using a DI water rinse or another suitable method.
  • SAFIERTM material is again applied to exposed portions of mask layer 114 b and insulation material layer 110 a , baked, and removed repeatedly until the desired width 115 of opening 113 in mask layer 114 b is obtained.
  • FIG. 8B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 c , and compound material layer 118 after removing RELACSTM material layer 116 c .
  • RELACSTM material layer 116 c is removed using a DI water rinse or another suitable method.
  • FIG. 9 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and mask layer 114 b after etching isolation material layer 110 a .
  • FIG. 9 illustrates mask layer 114 b after removing the SAFIERTM material.
  • the portion of isolation material layer 110 a that is etched is defined by mask layer 114 c and compound material layer 118 as illustrated in FIG. 8B .
  • isolation material layer 110 a is etched using a reactive ion etch (RIE) or other suitable etch to provide isolation material layer 110 and expose first electrode 102 .
  • RIE reactive ion etch
  • FIG. 10 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and isolation material layer 110 after removal of mask layer 114 b or mask layer 114 c and compound material layer 118 .
  • Mask layer 114 b or mask layer 114 c and compound material layer 118 are removed using a photoresist stripping process.
  • FIG. 11 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and a phase-change material layer 106 a .
  • Phase-change material such as a calcogenic compound material or other suitable phase change material, is deposited over exposed portions of isolation material layer 110 and first electrode 102 to provide phase-change material layer 106 a .
  • Phase-change material layer 106 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
  • FIG. 12 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and phase-change material layer 106 after planarizing phase-change material layer 106 a .
  • phase-change material layer 106 a is planarized using chemical mechanical polishing (CMP) or another suitable planarizing technique to provide phase-change material layer 106 .
  • CMP chemical mechanical polishing
  • FIG. 13 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , phase-change material layer 106 , and a second electrode material layer 108 a .
  • a planar deposition of electrode material, such as TiN, TaN, or another suitable electrode material, over phase-change material layer 106 and isolation material layer 110 provides second electrode material layer 108 a .
  • Second electrode material layer 108 a is etched to provide second electrode 108 and phase-change memory cell 100 as illustrated in FIG. 2 .
  • second electrode 108 provides a landing pad for the next level metallization plug.
  • FIG. 14 illustrates a cross-sectional view through one embodiment of a heater phase-change memory cell 101 .
  • Heater phase-change memory cell 101 includes a first electrode 102 , a heater 120 , phase-change material 106 , a second electrode 108 , insulator material 104 , and isolation material 110 .
  • isolation material 110 comprises insulator material 104 .
  • Heater 120 is laterally completely enclosed by isolation material 110 , which defines the current path and hence the location of the phase-change region in phase-change material 106 .
  • Phase-change material 106 provides a storage location for storing one bit or several bits of data.
  • a selection device such as an active device like a transistor or diode, is coupled to first electrode 102 to control the application of current or voltage to first electrode 102 , and thus to heater 120 and phase-change material 106 , to set and reset phase-change material 106 .
  • a set current or voltage pulse is selectively enabled to heater 120 thereby heating phase-change material 106 above its crystallization temperature (but below its melting temperature). In this way, phase-change material 106 reaches its crystalline state during this set operation.
  • a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 102 to heater 120 and phase-change material 106 . The reset current or voltage quickly heats phase-change material 106 above its melting temperature, and then phase-change material 106 is quickly quench cooled to achieve its amorphous state.
  • FIGS. 15-25 illustrate embodiments of a process for fabricating heater phase-change memory cell 101 using a pattern shrink material, such as SAFIERTM material or RELACSTM material.
  • a pattern shrink material such as SAFIERTM material or RELACSTM material.
  • the figure numbers followed by an “A” illustrate portions of the fabrication process for using SAFIERTM material as the pattern shrink material.
  • the figure numbers followed by a “B” illustrate portions of the fabrication process for using RELACSTM material as the pattern shrink material.
  • the process can also be performed using other pattern shrink materials similar to SAFIERTM material and RELACSTM material.
  • FIG. 15 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 105 .
  • Preprocessed wafer 105 includes insulation material 104 , first electrode 102 , optional contact material 112 , and lower wafer layers (not shown). In other embodiments, contact material 112 is excluded.
  • First electrode 102 is a tungsten plug, copper plug, or another suitable electrode.
  • Insulation material 104 is SiO 2 or other suitable insulating material.
  • Contact material 112 comprises Ta, TaN, TiN, or another suitable contact material.
  • Optional contact material 112 is provided in one embodiment by etching first electrode 102 to form a recess, filling the recess with contact material 112 , and planarizing to provide preprocessed wafer 105 . In other embodiments, contact material 112 is provided using another suitable process.
  • FIG. 16 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and an insulation material layer 110 a .
  • a planar deposition of isolation material such as SiO 2 , a low k material, SiN, or other suitable isolation material, over preprocessed wafer 105 provides isolation material layer 110 a .
  • Isolation material layer 110 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
  • FIG. 17 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , and a mask layer 114 a .
  • mask layer 114 a is provided by spin coating photoresist onto isolation material layer 110 a and performing optical lithography to define mask layer 114 a having an opening 113 a .
  • opening 113 a is a cylindrical opening above a single first electrode 102 .
  • opening 113 a is a trench opening that extends across one or an array of first electrodes 102 .
  • Opening 113 a is defined by a lithographic width 115 a .
  • opening 113 a in mask layer 114 a is positioned approximately above the center of first electrode 102 .
  • FIG. 18 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and a pattern shrink material layer 116 a , such as a SAFIERTM or RELACSTM material layer.
  • Pattern shrink material layer 116 a is spin coated or applied using another suitable method onto exposed portions of mask layer 114 a and isolation material layer 110 a.
  • FIG. 19A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 b , and a SAFIERTM material layer 116 a after baking.
  • preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and SAFIERTM material layer 116 a are baked at approximately 150-165° C. for approximately one minute to provide SAFIERTM material layer 116 b and mask layer 114 b having opening 113 b .
  • Opening 113 b is defined by a sublithographic width 115 b .
  • the baking shrinks SAFIERTM material layer 116 a and flows the photoresist of mask layer 114 a while maintaining the shape of the sidewalls of opening 113 a .
  • the shrink rate and the photoresist profile are a function of the bake temperature.
  • the baking reduces width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 b having opening 113 b with width 115 b .
  • the baking is repeated to further reduce the width 115 b of opening 113 b in mask layer 114 b .
  • the baking reduces the line edge roughness of the sidewalls of opening 113 b.
  • FIG. 19B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 c , a compound material layer 118 , and a RELACSTM material layer 116 c after baking.
  • Preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 a , and RELACSTM material layer 116 a are baked to provide RELACSTM material layer 116 c , a conformal compound material layer 118 and mask layer 114 c having opening 113 c .
  • Opening 113 c is defined by a sublithographic width 115 c .
  • the baking reduces the width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 c and conformal compound material layer 118 having opening 113 c with width 115 c .
  • Conformal compound material layer 118 is produced by a chemical reaction between RELACSTM material layer 116 a and the photoresist of mask layer 114 a during baking.
  • FIG. 20A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , and mask layer 114 b after removing SAFIERTM material layer 116 b .
  • SAFIERTM material layer 116 b is removed using a DI water rinse or another suitable method.
  • SAFIERTM material is again applied to exposed portions of mask layer 114 b and insulation material layer 110 a , baked, and removed repeatedly until the desired width 115 of opening 113 in mask layer 114 b is obtained.
  • FIG. 20B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 a , mask layer 114 c , and compound material layer 118 after removing RELACSTM material layer 116 c .
  • RELACSTM material layer 116 c is removed using a DI water rinse or another suitable method.
  • FIG. 21 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and mask layer 114 b after etching isolation material layer 110 a .
  • FIG. 21 illustrates mask layer 114 b after removing the SAFIERTM material.
  • the portion of isolation material layer 110 a that is etched is defined by mask layer 114 c and compound material layer 118 as illustrated in FIG. 20B .
  • isolation material layer 110 a is etched using a RIE etch or other suitable etch to provide isolation material layer 110 and expose first electrode 102 .
  • FIG. 22 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and isolation material layer 110 after removal of mask layer 114 b or mask layer 114 c and compound material layer 118 .
  • Mask layer 114 b or mask layer 114 c and compound material layer 118 are removed using a photoresist stripping process.
  • FIG. 23 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and a heater material layer 120 a .
  • Heater material such as TiN, TaN, or another suitable heater material is deposited over exposed portions of isolation material layer 110 and first electrode 102 using CVD, ALD, MOCVD, PVD, JVD, or other suitable deposition technique.
  • FIG. 24 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , and heater material layer 120 after planarizing heater material layer 120 a to expose isolation material layer 110 .
  • heater material layer 120 a is planarized using CMP or other suitable planarization method to provide heater material layer 120 .
  • FIG. 25 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 , isolation material layer 110 , heater material layer 120 , a phase-change material layer 106 a , and a second electrode material layer 108 a .
  • a planar deposition of phase-change material such as a calcogenic compound material or another suitable phase-change material, over isolation material layer 110 and heater material layer 120 provides phase-change material layer 106 a .
  • phase-change material such as a calcogenic compound material or another suitable phase-change material
  • electrode material such as TiN, TaN, or another suitable electrode material
  • Phase-change material layer 106 a and second electrode material layer 108 a are deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. Second electrode material layer 108 a and phase-change material layer 106 a are etched to provide second electrode 108 and phase-change material 106 as illustrated in FIG. 14 . In one embodiment, second electrode 108 provides a landing pad for the next level metallization plug.
  • FIG. 26 is a plot 200 illustrating one embodiment of the correlation between the mask critical dimension and hole pitch to the shrink amount for the SAFIERTM process.
  • the shrink amount increases as the mask critical dimension increases.
  • the shrink amount increases based on the increase in the mask critical dimension.
  • errors in the mask critical dimension are compensated for using the SAFIERTM process. Therefore, relatively small fluctuations in the critical dimension of the mask are not amplified into relatively large fluctuations after the lithographic process is complete since larger holes shrink more than smaller holes using the SAFIERTM process.
  • FIG. 27 is a plot 220 illustrating one embodiment of the correlation between the hole pitch to the critical dimension percentage dose for the SAFIERTM process. As illustrated in plot 220 , the critical dimension percentage dose for the SAFIERTM process is fairly independent of the hole pitch. This characteristic of the SAFIERTM process improves the stability of the process.
  • Embodiments of the present invention provide phase-change memory cells having storage locations with sublithographic dimensions by using pattern shrink material processes. By reducing the size of the memory cells, the amount of power that is used in each memory cell can be reduced.

Abstract

One embodiment of the present invention provides a memory cell device. The memory cell device includes a first electrode, a phase-change material adjacent the first electrode, and a second electrode adjacent the phase-change material. The phase-change material has a sublithographic width defined by a pattern shrink material process.

Description

    BACKGROUND
  • Phase-change memories include phase-change materials that exhibit at least two different states. Phase-change material may be used in a memory cell to store a bit of data. The states of phase-change material may be referenced to as amorphous and crystalline states. The states may be distinguished because the amorphous state generally exhibits higher resistivity than does the crystalline state. Generally, the amorphous state involves a more disordered atomic structure, while the crystalline state is an ordered lattice.
  • Phase change in the phase-change materials may be induced reversibly. In this way, the memory may change from the amorphous state to the crystalline state, and vice versa, in response to temperature changes. The temperature changes to the phase-change material may be achieved in a variety of ways. For example, a laser can be directed to the phase-change material, current may be driven through the phase-change material, or current or voltage can be fed through a resistive heater adjacent the phase change material. With any of these methods, controllable heating of the phase-change material causes controllable phase change within the phase change-material.
  • When a phase-change memory comprises a memory array having a plurality of memory cells that are made of phase-change material, the memory may be programmed to store data utilizing the memory states of the phase-change material. One way to read and write data in such a phase-change memory device is to control a current and/or voltage pulse that is applied to the phase-change material. The level of current and voltage generally corresponds to the temperature induced within the phase-change material in each memory cell. To minimize the amount of power that is used in each memory cell, the size of the electrical contact for the phase-change material of the memory cell should be minimized.
  • SUMMARY
  • One embodiment of the present invention provides a memory cell device. The memory cell device includes a first electrode, a phase-change material adjacent the first electrode, and a second electrode adjacent the phase-change material. The phase-change material has a sublithographic width defined by a pattern shrink material process.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments of the invention are better understood with reference to the following drawings. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
  • FIG. 1 is a block diagram illustrating one embodiment of a memory cell device.
  • FIG. 2 illustrates a cross-sectional view through one embodiment of a phase-change memory cell.
  • FIG. 3 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
  • FIG. 4 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and an isolation material layer.
  • FIG. 5 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a mask layer.
  • FIG. 6 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a pattern shrink material layer.
  • FIG. 7A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a SAFIER™ material layer after baking.
  • FIG. 7B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, a compound material layer, and a RELACS™ material layer after baking.
  • FIG. 8A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after removing the SAFIER™ material layer.
  • FIG. 8B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and compound material layer after removing the RELACS™ material layer.
  • FIG. 9 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after etching the isolation material layer.
  • FIG. 10 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and isolation material layer after removing the mask layer.
  • FIG. 11 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a phase-change material layer.
  • FIG. 12 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and phase-change material layer after planarization.
  • FIG. 13 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, phase-change material layer, and a second electrode material layer.
  • FIG. 14 illustrates a cross-sectional view through one embodiment of a heater phase-change memory cell.
  • FIG. 15 illustrates a cross-sectional view of one embodiment of a preprocessed wafer.
  • FIG. 16 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and an isolation material layer.
  • FIG. 17 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a mask layer.
  • FIG. 18 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a pattern shrink material layer.
  • FIG. 19A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and a SAFIER™ material layer after baking.
  • FIG. 19B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, a compound material layer, and a RELACS™ material layer after baking.
  • FIG. 20A illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after removing the SAFIER™ material layer.
  • FIG. 20B illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, mask layer, and compound material layer after removing the RELACS™ material layer.
  • FIG. 21 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and mask layer after etching the isolation material layer.
  • FIG. 22 illustrates a cross-sectional view of one embodiment of the preprocessed wafer and isolation material layer after removing the mask layer.
  • FIG. 23 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and a heater material layer.
  • FIG. 24 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, and heater material layer after planarization.
  • FIG. 25 illustrates a cross-sectional view of one embodiment of the preprocessed wafer, isolation material layer, a phase-change material layer, and a second electrode material layer.
  • FIG. 26 is a plot illustrating one embodiment of the correlation between the mask critical dimension and hole pitch to the shrink amount for the SAFIER™ process.
  • FIG. 27 is a plot illustrating one embodiment of the correlation between the hole pitch to the critical dimension percentage dose for the SAFIER™ process.
  • DETAILED DESCRIPTION
  • FIG. 1 is a block diagram illustrating one embodiment of a memory cell device 50. Memory cell device 50 includes write pulse generator 52, distribution circuit 56, memory cells 54 a, 54 b, 54 c, and 54 d, and a sense amplifier 58. In one embodiment, memory cells 54 a-54 b are phase-change memory cells that are based on the amorphous to crystalline phase transition of the memory material. Phase change memory cells 54 a-54 b are fabricated using a Shrink Assist Film for Enhanced Resolution (SAFIER™) material available from Tokyo Ohka Kogyo Co., Resolution Enhancement Lithography Assisted by Chemical Shrink (RELACS™) material available from AZ Electronic Materials, or other suitable pattern shrink material. Pattern shrink material as used herein is defined as any suitable material that when coated onto patterned photoresist and then heated reduces the line widths of the patterned photoresist. The pattern shrink material provides memory storage locations having a sublithographic width by reducing the width of openings in a patterned photoresist mask used for defining the memory storage locations. Examples of the SAFIER™ process and the RELACS™ process are described in Kim, H. W., “Analytical Study on Small Contact Hole Process for Sub-65 nm Node Generation.” JVSTB 22(6), L38, 2004.
  • In one embodiment, write pulse generator 52 generates current or voltage pulses that are controllably directed to memory cells 54 a-54 b via distribution circuit 56. In one embodiment, distribution circuit 56 is a plurality of transistors that controllably direct current or voltage pulses to the memory, and in another embodiment, is a plurality of transistors that controllably direct current or voltage pulses to heaters adjacent to the phase-change memory cells.
  • In one embodiment, memory cells 54 a-54 b are made of a phase-change material that can be changed from an amorphous state to a crystalline state or from a crystalline state to an amorphous state under influence of temperature change. The degree of crystallinity thereby defines at least two memory states for storing data within memory cell device 50, which can be assigned to the bit values “0” and “1”. The bit states of memory cells 54 a-54 b differ significantly in their electrical resistivity. In the amorphous state, a phase-change material exhibits significantly higher resistivity than in the crystalline state. In this way, sense amplifier 58 reads the cell resistance such that the bit value assigned to a particular memory cell 54 a-54 b is determined.
  • To program a memory cell 54 a-54 b within memory cell device 50, write pulse generator 52 generates a current or voltage pulse for heating the phase-change material in the target memory cell. In one embodiment, write pulse generator 52 generates an appropriate current or voltage pulse, which is fed into distribution circuit 56 and distributed to the appropriate target memory cell 54 a-54 b. The current or voltage pulse amplitude and duration is controlled depending on whether the memory cell is being set or reset. Generally, a “set” operation of a memory cell is heating the phase-change material of the target memory cell above its crystallization temperature (but below its melting temperature) long enough to achieve the crystalline state. Generally, a “reset” operation of a memory cell is quickly heating the phase-change material of the target memory cell above its melting temperature, and then quickly quench cooling the material, thereby achieving the amorphous state.
  • FIG. 2 illustrates a cross-sectional view through one embodiment of a phase-change memory cell 100. Phase-change memory cell 100 includes a first electrode 102, phase-change material 106, a second electrode 108, insulator material 104, and isolation material 110. In one embodiment, isolation material 110 comprises insulator material 104. Phase-change material 106 provides a storage location for storing one bit or several bits of data. Phase-change material 106 is laterally completely enclosed by isolation material 110, which defines the current path and hence the location of the phase-change region in phase-change material 106. The width 115 of phase-change material 106 is a sublithographic width defined by a SAFIER™ material process, RELACS™ material process, or other suitable pattern shrink material process. A selection device, such as an active device like a transistor or diode, is coupled to first electrode 102 to control the application of current or voltage to first electrode 102, and thus to phase-change material 106, to set and reset phase-change material 106.
  • In this way, during a set operation of phase-change memory cell 100, a set current or voltage pulse is selectively enabled to phase-change material 106 thereby heating it above its crystallization temperature (but below its melting temperature). In this way, phase-change material 106 reaches its crystalline state during this set operation. During a reset operation of phase-change memory cell 100, a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 102 to phase-change material 106. The reset current or voltage quickly heats phase-change material 106 above its melting temperature, and then phase-change material 106 is quickly quench cooled to achieve its amorphous state.
  • In one embodiment, isolation material 110 is a good thermal insulator dielectric material such as a porous oxide film having a thermal conductivity between 0.1 and 0.8 W/mK. In one embodiment, isolation material 110 may be a dielectric material such as Aerogel material with a thermal conductivity of about 0.12-0.18 W/mK, and in another it may be a templated porous oxide dielectric such as Philk with a thermal conductivity of about 0.13-0.17 W/mK.
  • Phase-change material 106 may be made up of a variety of materials in accordance with the present invention. Generally, chalcogenide alloys that contain one or more elements from Column IV of the periodic table are useful as such materials. In one embodiment, phase-change material 106 of memory cell 100 is made up of a chalcogenide compound material, such as GeSbTe or AgInSbTe. In another embodiment, the phase change material can be chalcogen-free such as GeSb, GaSb or GeGaSb.
  • The following FIGS. 3-13 illustrate embodiments of a process for fabricating phase-change memory cell 100 using a pattern shrink material, such as SAFIER™ material or RELACS™ material. The figure numbers followed by an “A” illustrate portions of the fabrication process when using SAFIER™ material as the pattern shrink material. The figure numbers followed by a “B” illustrate portions of the fabrication process when using RELACS™ material as the pattern shrink material. The process can also be performed using other pattern shrink materials similar to SAFIER™ material and RELACS™ material.
  • FIG. 3 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 105. Preprocessed wafer 105 includes insulation material 104, first electrode 102, optional contact material 112, and lower wafer layers (not shown). In other embodiments, contact material 112 is excluded. First electrode 102 is a tungsten plug, copper plug, or another suitable electrode. Insulation material 104 is SiO2 or other suitable insulating material. Contact material 112 comprises Ta, TaN, TiN, or another suitable contact material. Optional contact material 112 is provided in one embodiment by etching first electrode 102 to form a recess, filling the recess with contact material 112, and planarizing to provide preprocessed wafer 105. In other embodiments, contact material 112 is provided using another suitable process.
  • FIG. 4 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and an insulation material layer 110 a. A planar deposition of isolation material, such as SiO2, a low k material, SiN, or other suitable isolation material, over preprocessed wafer 105 provides isolation material layer 110 a. Isolation material layer 110 a is deposited using chemical vapor deposition (CVD), atomic layer deposition (ALD), metal organic chemical vapor deposition (MOCVD), plasma vapor deposition (PVD), jet vapor deposition (JVP), or other suitable deposition technique.
  • FIG. 5 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 1110 a, and a mask layer 114 a. In one embodiment, mask layer 114 a is provided by spin coating photoresist onto isolation material layer 110 a and performing optical lithography to define mask layer 114 a having an opening 113 a. In one embodiment, an anti-reflective coating is spin coated onto isolation material layer 110 a before applying the photoresist. The anti-reflective coating is removed from opening 113 a using a dry etch. In one embodiment, opening 113 a is a cylindrical opening above a single first electrode 102. In another embodiment, opening 113 a is a trench opening that extends across one or an array of first electrodes 102. Opening 113 a is defined by a lithographic width 115 a. In one embodiment, opening 113 a in mask layer 114 a is positioned approximately above the center of first electrode 102.
  • FIG. 6 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and a pattern shrink material layer 116 a, such as a SAFIER™ or RELACS™ material layer. Pattern shrink material layer 116 a is spin coated or applied using another suitable method onto exposed portions of mask layer 114 a and isolation material layer 110 a.
  • FIG. 7A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 b, and a SAFIER™ material layer 116 b after baking. In one embodiment, preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and SAFIER™ material layer 116 a are baked at approximately 150-165° C. for approximately one minute to provide SAFIER™ material layer 116 b and mask layer 114 b having opening 113 b. Opening 113 b is defined by a sublithographic width 115 b. The baking shrinks SAFIER™ material layer 116 a and flows the photoresist of mask layer 114 a while maintaining the shape of the sidewalls of opening 113 a. The shrink rate and the photoresist profile are a function of the bake temperature. The baking reduces width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 b having opening 113 b with width 115 b. In one embodiment, the baking is repeated to further reduce the width 115 b of opening 113 b in mask layer 114 b. In one embodiment, the baking reduces the line edge roughness of the sidewalls of opening 113 b.
  • FIG. 7B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 c, a compound material layer 118, and a RELACS™ material layer 116 c after baking. Preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and RELACS™ material layer 116 a are baked to provide RELACS™ material layer 116 c, a conformal compound material layer 118 and mask layer 114 c having opening 113 c. Opening 113 c is defined by a sublithographic width 115 c. The baking reduces the width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 c and conformal compound material layer 118 having opening 113 c with width 115 c. Conformal compound material layer 118 is produced by a chemical reaction between RELACS™ material layer 116 a and the photoresist of mask layer 114 aduring baking.
  • FIG. 8A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, and mask layer 114 b after removing SAFIER™ material layer 116 b. SAFIER™ material layer 116 b is removed using a DI water rinse or another suitable method. In one embodiment, SAFIER™ material is again applied to exposed portions of mask layer 114 b and insulation material layer 110 a, baked, and removed repeatedly until the desired width 115 of opening 113 in mask layer 114 b is obtained.
  • FIG. 8B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 c, and compound material layer 118 after removing RELACS™ material layer 116 c. RELACS™ material layer 116 c is removed using a DI water rinse or another suitable method.
  • FIG. 9 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and mask layer 114 b after etching isolation material layer 110 a. FIG. 9 illustrates mask layer 114 b after removing the SAFIER™ material. For the RELACS™ embodiment, the portion of isolation material layer 110 a that is etched is defined by mask layer 114 c and compound material layer 118 as illustrated in FIG. 8B. Regardless of whether the SAFIER™ material, RELACS™ material, or another suitable pattern shrink material is used, isolation material layer 110 a is etched using a reactive ion etch (RIE) or other suitable etch to provide isolation material layer 110 and expose first electrode 102.
  • FIG. 10 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and isolation material layer 110 after removal of mask layer 114 b or mask layer 114 c and compound material layer 118. Mask layer 114 b or mask layer 114 c and compound material layer 118 are removed using a photoresist stripping process.
  • FIG. 11 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and a phase-change material layer 106 a. Phase-change material, such as a calcogenic compound material or other suitable phase change material, is deposited over exposed portions of isolation material layer 110 and first electrode 102 to provide phase-change material layer 106 a. Phase-change material layer 106 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
  • FIG. 12 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and phase-change material layer 106 after planarizing phase-change material layer 106 a. In one embodiment, phase-change material layer 106 a is planarized using chemical mechanical polishing (CMP) or another suitable planarizing technique to provide phase-change material layer 106.
  • FIG. 13 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, phase-change material layer 106, and a second electrode material layer 108 a. A planar deposition of electrode material, such as TiN, TaN, or another suitable electrode material, over phase-change material layer 106 and isolation material layer 110, provides second electrode material layer 108 a. Second electrode material layer 108 a is etched to provide second electrode 108 and phase-change memory cell 100 as illustrated in FIG. 2. In one embodiment, second electrode 108 provides a landing pad for the next level metallization plug.
  • FIG. 14 illustrates a cross-sectional view through one embodiment of a heater phase-change memory cell 101. Heater phase-change memory cell 101 includes a first electrode 102, a heater 120, phase-change material 106, a second electrode 108, insulator material 104, and isolation material 110. In one embodiment, isolation material 110 comprises insulator material 104. Heater 120 is laterally completely enclosed by isolation material 110, which defines the current path and hence the location of the phase-change region in phase-change material 106. Phase-change material 106 provides a storage location for storing one bit or several bits of data. A selection device, such as an active device like a transistor or diode, is coupled to first electrode 102 to control the application of current or voltage to first electrode 102, and thus to heater 120 and phase-change material 106, to set and reset phase-change material 106.
  • In this way, during a set operation of heater phase-change memory cell 101, a set current or voltage pulse is selectively enabled to heater 120 thereby heating phase-change material 106 above its crystallization temperature (but below its melting temperature). In this way, phase-change material 106 reaches its crystalline state during this set operation. During a reset operation of heater phase-change memory cell 101, a reset current and/or voltage pulse is selectively enabled by the selection device and sent through first electrode 102 to heater 120 and phase-change material 106. The reset current or voltage quickly heats phase-change material 106 above its melting temperature, and then phase-change material 106 is quickly quench cooled to achieve its amorphous state.
  • The following FIGS. 15-25 illustrate embodiments of a process for fabricating heater phase-change memory cell 101 using a pattern shrink material, such as SAFIER™ material or RELACS™ material. The figure numbers followed by an “A” illustrate portions of the fabrication process for using SAFIER™ material as the pattern shrink material. The figure numbers followed by a “B” illustrate portions of the fabrication process for using RELACS™ material as the pattern shrink material. The process can also be performed using other pattern shrink materials similar to SAFIER™ material and RELACS™ material.
  • FIG. 15 illustrates a cross-sectional view of one embodiment of a preprocessed wafer 105. Preprocessed wafer 105 includes insulation material 104, first electrode 102, optional contact material 112, and lower wafer layers (not shown). In other embodiments, contact material 112 is excluded. First electrode 102 is a tungsten plug, copper plug, or another suitable electrode. Insulation material 104 is SiO2 or other suitable insulating material. Contact material 112 comprises Ta, TaN, TiN, or another suitable contact material. Optional contact material 112 is provided in one embodiment by etching first electrode 102 to form a recess, filling the recess with contact material 112, and planarizing to provide preprocessed wafer 105. In other embodiments, contact material 112 is provided using another suitable process.
  • FIG. 16 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and an insulation material layer 110 a. A planar deposition of isolation material, such as SiO2, a low k material, SiN, or other suitable isolation material, over preprocessed wafer 105 provides isolation material layer 110 a. Isolation material layer 110 a is deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique.
  • FIG. 17 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, and a mask layer 114 a. In one embodiment, mask layer 114 a is provided by spin coating photoresist onto isolation material layer 110 a and performing optical lithography to define mask layer 114 ahaving an opening 113 a. In one embodiment, opening 113 a is a cylindrical opening above a single first electrode 102. In another embodiment, opening 113 a is a trench opening that extends across one or an array of first electrodes 102. Opening 113 a is defined by a lithographic width 115 a. In one embodiment, opening 113 a in mask layer 114 ais positioned approximately above the center of first electrode 102.
  • FIG. 18 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and a pattern shrink material layer 116 a, such as a SAFIER™ or RELACS™ material layer. Pattern shrink material layer 116 a is spin coated or applied using another suitable method onto exposed portions of mask layer 114 a and isolation material layer 110 a.
  • FIG. 19A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 b, and a SAFIER™ material layer 116 a after baking. In one embodiment, preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and SAFIER™ material layer 116 a are baked at approximately 150-165° C. for approximately one minute to provide SAFIER™ material layer 116 b and mask layer 114 b having opening 113 b. Opening 113 b is defined by a sublithographic width 115 b. The baking shrinks SAFIER™ material layer 116 a and flows the photoresist of mask layer 114 a while maintaining the shape of the sidewalls of opening 113 a. The shrink rate and the photoresist profile are a function of the bake temperature. The baking reduces width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 b having opening 113 b with width 115 b. In one embodiment, the baking is repeated to further reduce the width 115 b of opening 113 b in mask layer 114 b. In one embodiment, the baking reduces the line edge roughness of the sidewalls of opening 113 b.
  • FIG. 19B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 c, a compound material layer 118, and a RELACS™ material layer 116 c after baking. Preprocessed wafer 105, isolation material layer 110 a, mask layer 114 a, and RELACS™ material layer 116 a are baked to provide RELACS™ material layer 116 c, a conformal compound material layer 118 and mask layer 114 c having opening 113 c. Opening 113 c is defined by a sublithographic width 115 c. The baking reduces the width 115 a of opening 113 a in mask layer 114 a to provide mask layer 114 c and conformal compound material layer 118 having opening 113 c with width 115 c. Conformal compound material layer 118 is produced by a chemical reaction between RELACS™ material layer 116 a and the photoresist of mask layer 114 a during baking.
  • FIG. 20A illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, and mask layer 114 b after removing SAFIER™ material layer 116 b. SAFIER™ material layer 116 b is removed using a DI water rinse or another suitable method. In one embodiment, SAFIER™ material is again applied to exposed portions of mask layer 114 b and insulation material layer 110 a, baked, and removed repeatedly until the desired width 115 of opening 113 in mask layer 114 b is obtained.
  • FIG. 20B illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110 a, mask layer 114 c, and compound material layer 118 after removing RELACS™ material layer 116 c. RELACS™ material layer 116 c is removed using a DI water rinse or another suitable method.
  • FIG. 21 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and mask layer 114 b after etching isolation material layer 110 a. FIG. 21 illustrates mask layer 114 b after removing the SAFIER™ material. For the RELACS™ embodiment, the portion of isolation material layer 110 a that is etched is defined by mask layer 114 c and compound material layer 118 as illustrated in FIG. 20B. Regardless of whether the SAFIER™ material, RELACS™ material, or another suitable pattern shrink material is used, isolation material layer 110 a is etched using a RIE etch or other suitable etch to provide isolation material layer 110 and expose first electrode 102.
  • FIG. 22 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105 and isolation material layer 110 after removal of mask layer 114 b or mask layer 114 c and compound material layer 118. Mask layer 114 b or mask layer 114 c and compound material layer 118 are removed using a photoresist stripping process.
  • FIG. 23 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and a heater material layer 120 a. Heater material, such as TiN, TaN, or another suitable heater material is deposited over exposed portions of isolation material layer 110 and first electrode 102 using CVD, ALD, MOCVD, PVD, JVD, or other suitable deposition technique.
  • FIG. 24 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, and heater material layer 120 after planarizing heater material layer 120 a to expose isolation material layer 110. In one embodiment, heater material layer 120 a is planarized using CMP or other suitable planarization method to provide heater material layer 120.
  • FIG. 25 illustrates a cross-sectional view of one embodiment of preprocessed wafer 105, isolation material layer 110, heater material layer 120, a phase-change material layer 106 a, and a second electrode material layer 108 a. A planar deposition of phase-change material, such as a calcogenic compound material or another suitable phase-change material, over isolation material layer 110 and heater material layer 120 provides phase-change material layer 106 a. A planar deposition of electrode material, such as TiN, TaN, or another suitable electrode material, over phase-change material layer 106 a provides second electrode material layer 108 a. Phase-change material layer 106 a and second electrode material layer 108 a are deposited using CVD, ALD, MOCVD, PVD, JVP, or other suitable deposition technique. Second electrode material layer 108 a and phase-change material layer 106 a are etched to provide second electrode 108 and phase-change material 106 as illustrated in FIG. 14. In one embodiment, second electrode 108 provides a landing pad for the next level metallization plug.
  • FIG. 26 is a plot 200 illustrating one embodiment of the correlation between the mask critical dimension and hole pitch to the shrink amount for the SAFIER™ process. As illustrated in plot 200, as the mask critical dimension increases, the shrink amount also increases. By increasing the shrink amount based on the increase in the mask critical dimension, errors in the mask critical dimension are compensated for using the SAFIER™ process. Therefore, relatively small fluctuations in the critical dimension of the mask are not amplified into relatively large fluctuations after the lithographic process is complete since larger holes shrink more than smaller holes using the SAFIER™ process.
  • FIG. 27 is a plot 220 illustrating one embodiment of the correlation between the hole pitch to the critical dimension percentage dose for the SAFIER™ process. As illustrated in plot 220, the critical dimension percentage dose for the SAFIER™ process is fairly independent of the hole pitch. This characteristic of the SAFIER™ process improves the stability of the process.
  • Embodiments of the present invention provide phase-change memory cells having storage locations with sublithographic dimensions by using pattern shrink material processes. By reducing the size of the memory cells, the amount of power that is used in each memory cell can be reduced.

Claims (21)

1. A memory cell device comprising:
a first electrode;
a phase-change material adjacent the first electrode, the phase-change material having a sublithographic width defined by a pattern shrink material process; and
a second electrode adjacent the phase-change material.
2. The memory cell device of claim 1, wherein the pattern shrink material process comprises a SAFIER™ material process.
3. The memory cell device of claim 1, wherein the pattern shrink material process comprises a RELACS™ material process.
4. The memory cell device of claim 1, wherein the phase-change material comprises a chalcogenide.
5. The memory cell device of claim 1, further comprising:
an isolation material adjacent the phase-change material.
6. A memory cell device comprising:
a first electrode;
a heater adjacent the first electrode, the heater having a sublithographic width defined by a pattern shrink material process;
a phase-change material adjacent the heater; and
a second electrode adjacent the phase-change material.
7. The memory cell device of claim 6, wherein the pattern shrink material process comprises a SAFIER™ material process.
8. The memory cell device of claim 6, wherein the pattern shrink material process comprises a RELACS™ material process.
9. The memory cell device of claim 6, wherein the phase-change material comprises a chalcogenide.
10. The memory cell device of claim 6, further comprising:
an isolation material adjacent the heater.
11. A memory device comprising:
a write pulse generator for generating a write pulse signal;
a sense amplifier for sensing a read signal;
a distribution circuit; and
a plurality of phase-change memory cells each capable of defining at least a first state and a second state, each memory cell further comprising phase-change material having a sublithographic width defined by a pattern shrink material process.
12. The memory device of claim 11, wherein the pattern shrink material process comprises a SAFIER™ material process.
13. The memory device of claim 11, wherein the pattern shrink material process comprises a RELACS™ material process.
14. A memory device comprising:
a write pulse generator for generating a write pulse signal;
a sense amplifier for sensing a read signal;
a distribution circuit; and
a plurality of phase-change memory cells each capable of defining at least a first state and a second state, each memory cell further comprising a heater having a sublithographic width defined by a pattern shrink material process.
15. The memory device of claim 14, wherein the pattern shrink material process comprises a SAFIER™ material process.
16. The memory device of claim 14, wherein the pattern shrink material process comprises a RELACS™ material process.
17-38. (canceled)
39. The memory cell device of claim 1, wherein the phase-change material is cylindrical in shape.
40. The memory cell device of claim 6, wherein the heater is cylindrical in shape.
41. The memroy device of claim 11, wherein the phase-change material of each memory cell is cylindrical in shape.
42. The memory device of claim 14, wherein the heater of each memory cell is cylindrical in shape.
US11/502,078 2005-04-08 2006-08-10 Phase change memory cell defined by a pattern shrink material process Abandoned US20060270216A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/502,078 US20060270216A1 (en) 2005-04-08 2006-08-10 Phase change memory cell defined by a pattern shrink material process

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/101,974 US7166533B2 (en) 2005-04-08 2005-04-08 Phase change memory cell defined by a pattern shrink material process
US11/502,078 US20060270216A1 (en) 2005-04-08 2006-08-10 Phase change memory cell defined by a pattern shrink material process

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/101,974 Division US7166533B2 (en) 2005-04-08 2005-04-08 Phase change memory cell defined by a pattern shrink material process

Publications (1)

Publication Number Publication Date
US20060270216A1 true US20060270216A1 (en) 2006-11-30

Family

ID=36608605

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/101,974 Expired - Fee Related US7166533B2 (en) 2005-04-08 2005-04-08 Phase change memory cell defined by a pattern shrink material process
US11/502,078 Abandoned US20060270216A1 (en) 2005-04-08 2006-08-10 Phase change memory cell defined by a pattern shrink material process

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/101,974 Expired - Fee Related US7166533B2 (en) 2005-04-08 2005-04-08 Phase change memory cell defined by a pattern shrink material process

Country Status (4)

Country Link
US (2) US7166533B2 (en)
KR (1) KR20070088524A (en)
DE (1) DE112006000072T5 (en)
WO (1) WO2006108541A1 (en)

Families Citing this family (142)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6612695B2 (en) * 2001-11-07 2003-09-02 Michael Waters Lighted reading glasses
DE102004026003B3 (en) * 2004-05-27 2006-01-19 Infineon Technologies Ag Resistive memory cell arrangement
US20060108667A1 (en) * 2004-11-22 2006-05-25 Macronix International Co., Ltd. Method for manufacturing a small pin on integrated circuits or other devices
US20060249724A1 (en) * 2005-05-06 2006-11-09 International Business Machines Corporation Method and structure for Peltier-controlled phase change memory
US7238994B2 (en) * 2005-06-17 2007-07-03 Macronix International Co., Ltd. Thin film plate phase change ram circuit and manufacturing method
US7321130B2 (en) * 2005-06-17 2008-01-22 Macronix International Co., Ltd. Thin film fuse phase change RAM and manufacturing method
US7696503B2 (en) 2005-06-17 2010-04-13 Macronix International Co., Ltd. Multi-level memory cell having phase change element and asymmetrical thermal boundary
KR100695162B1 (en) * 2005-09-13 2007-03-14 삼성전자주식회사 Phase change random access memory and method of operating the same
US7394088B2 (en) * 2005-11-15 2008-07-01 Macronix International Co., Ltd. Thermally contained/insulated phase change memory device and method (combined)
US7450411B2 (en) * 2005-11-15 2008-11-11 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7786460B2 (en) 2005-11-15 2010-08-31 Macronix International Co., Ltd. Phase change memory device and manufacturing method
US7635855B2 (en) * 2005-11-15 2009-12-22 Macronix International Co., Ltd. I-shaped phase change memory cell
US7414258B2 (en) 2005-11-16 2008-08-19 Macronix International Co., Ltd. Spacer electrode small pin phase change memory RAM and manufacturing method
US7449710B2 (en) 2005-11-21 2008-11-11 Macronix International Co., Ltd. Vacuum jacket for phase change memory element
CN100524878C (en) * 2005-11-21 2009-08-05 旺宏电子股份有限公司 Programmable resistor material storage array with air insulating unit
US7507986B2 (en) * 2005-11-21 2009-03-24 Macronix International Co., Ltd. Thermal isolation for an active-sidewall phase change memory cell
US7479649B2 (en) * 2005-11-21 2009-01-20 Macronix International Co., Ltd. Vacuum jacketed electrode for phase change memory element
US7829876B2 (en) 2005-11-21 2010-11-09 Macronix International Co., Ltd. Vacuum cell thermal isolation for a phase change memory device
US7599217B2 (en) * 2005-11-22 2009-10-06 Macronix International Co., Ltd. Memory cell device and manufacturing method
US7459717B2 (en) 2005-11-28 2008-12-02 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7688619B2 (en) 2005-11-28 2010-03-30 Macronix International Co., Ltd. Phase change memory cell and manufacturing method
US7521364B2 (en) * 2005-12-02 2009-04-21 Macronix Internation Co., Ltd. Surface topology improvement method for plug surface areas
US7531825B2 (en) * 2005-12-27 2009-05-12 Macronix International Co., Ltd. Method for forming self-aligned thermal isolation cell for a variable resistance memory array
US8062833B2 (en) 2005-12-30 2011-11-22 Macronix International Co., Ltd. Chalcogenide layer etching method
US20070158632A1 (en) * 2006-01-09 2007-07-12 Macronix International Co., Ltd. Method for Fabricating a Pillar-Shaped Phase Change Memory Element
US7560337B2 (en) * 2006-01-09 2009-07-14 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7741636B2 (en) 2006-01-09 2010-06-22 Macronix International Co., Ltd. Programmable resistive RAM and manufacturing method
US7956358B2 (en) 2006-02-07 2011-06-07 Macronix International Co., Ltd. I-shaped phase change memory cell with thermal isolation
US7554144B2 (en) 2006-04-17 2009-06-30 Macronix International Co., Ltd. Memory device and manufacturing method
US7928421B2 (en) * 2006-04-21 2011-04-19 Macronix International Co., Ltd. Phase change memory cell with vacuum spacer
US7423300B2 (en) * 2006-05-24 2008-09-09 Macronix International Co., Ltd. Single-mask phase change memory element
US7696506B2 (en) * 2006-06-27 2010-04-13 Macronix International Co., Ltd. Memory cell with memory material insulation and manufacturing method
US8852851B2 (en) 2006-07-10 2014-10-07 Micron Technology, Inc. Pitch reduction technology using alternating spacer depositions during the formation of a semiconductor device and systems including same
US7785920B2 (en) * 2006-07-12 2010-08-31 Macronix International Co., Ltd. Method for making a pillar-type phase change memory element
US7772581B2 (en) 2006-09-11 2010-08-10 Macronix International Co., Ltd. Memory device having wide area phase change element and small electrode contact area
US7504653B2 (en) 2006-10-04 2009-03-17 Macronix International Co., Ltd. Memory cell device with circumferentially-extending memory element
US7863655B2 (en) * 2006-10-24 2011-01-04 Macronix International Co., Ltd. Phase change memory cells with dual access devices
US7527985B2 (en) * 2006-10-24 2009-05-05 Macronix International Co., Ltd. Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas
US7687395B2 (en) * 2006-11-02 2010-03-30 International Business Machines Corporation Contact aperture and contact via with stepped sidewall and methods for fabrication thereof
US7682868B2 (en) * 2006-12-06 2010-03-23 Macronix International Co., Ltd. Method for making a keyhole opening during the manufacture of a memory cell
US7476587B2 (en) 2006-12-06 2009-01-13 Macronix International Co., Ltd. Method for making a self-converged memory material element for memory cell
US20080137400A1 (en) * 2006-12-06 2008-06-12 Macronix International Co., Ltd. Phase Change Memory Cell with Thermal Barrier and Method for Fabricating the Same
US7903447B2 (en) 2006-12-13 2011-03-08 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on programmable resistive memory cell
US8344347B2 (en) * 2006-12-15 2013-01-01 Macronix International Co., Ltd. Multi-layer electrode structure
US7718989B2 (en) * 2006-12-28 2010-05-18 Macronix International Co., Ltd. Resistor random access memory cell device
US7433226B2 (en) * 2007-01-09 2008-10-07 Macronix International Co., Ltd. Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell
US7440315B2 (en) * 2007-01-09 2008-10-21 Macronix International Co., Ltd. Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell
US7667220B2 (en) * 2007-01-19 2010-02-23 Macronix International Co., Ltd. Multilevel-cell memory structures employing multi-memory with tungsten oxides and manufacturing method
TW200832771A (en) * 2007-01-25 2008-08-01 Ind Tech Res Inst Phase change memory device and method of fabricating the same
US7663135B2 (en) 2007-01-31 2010-02-16 Macronix International Co., Ltd. Memory cell having a side electrode contact
US7619311B2 (en) * 2007-02-02 2009-11-17 Macronix International Co., Ltd. Memory cell device with coplanar electrode surface and method
US7701759B2 (en) * 2007-02-05 2010-04-20 Macronix International Co., Ltd. Memory cell device and programming methods
US7463512B2 (en) * 2007-02-08 2008-12-09 Macronix International Co., Ltd. Memory element with reduced-current phase change element
US8138028B2 (en) * 2007-02-12 2012-03-20 Macronix International Co., Ltd Method for manufacturing a phase change memory device with pillar bottom electrode
US7884343B2 (en) * 2007-02-14 2011-02-08 Macronix International Co., Ltd. Phase change memory cell with filled sidewall memory element and method for fabricating the same
US7956344B2 (en) 2007-02-27 2011-06-07 Macronix International Co., Ltd. Memory cell with memory element contacting ring-shaped upper end of bottom electrode
US7786461B2 (en) 2007-04-03 2010-08-31 Macronix International Co., Ltd. Memory structure with reduced-size memory element between memory material portions
US8610098B2 (en) * 2007-04-06 2013-12-17 Macronix International Co., Ltd. Phase change memory bridge cell with diode isolation device
US7755076B2 (en) 2007-04-17 2010-07-13 Macronix International Co., Ltd. 4F2 self align side wall active phase change memory
CN101689604B (en) 2007-06-28 2011-12-14 Nxp股份有限公司 An electronic device, and a method of manufacturing an electronic device
KR20090002506A (en) * 2007-06-29 2009-01-09 제일모직주식회사 Cmp slurry composition for the phase change memory materials and polishing method using the same
US8513637B2 (en) * 2007-07-13 2013-08-20 Macronix International Co., Ltd. 4F2 self align fin bottom electrodes FET drive phase change memory
US7777215B2 (en) 2007-07-20 2010-08-17 Macronix International Co., Ltd. Resistive memory structure with buffer layer
US7884342B2 (en) * 2007-07-31 2011-02-08 Macronix International Co., Ltd. Phase change memory bridge cell
US7729161B2 (en) 2007-08-02 2010-06-01 Macronix International Co., Ltd. Phase change memory with dual word lines and source lines and method of operating same
US9018615B2 (en) * 2007-08-03 2015-04-28 Macronix International Co., Ltd. Resistor random access memory structure having a defined small area of electrical contact
US7642125B2 (en) * 2007-09-14 2010-01-05 Macronix International Co., Ltd. Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing
US8178386B2 (en) * 2007-09-14 2012-05-15 Macronix International Co., Ltd. Phase change memory cell array with self-converged bottom electrode and method for manufacturing
US7551473B2 (en) * 2007-10-12 2009-06-23 Macronix International Co., Ltd. Programmable resistive memory with diode structure
US7919766B2 (en) 2007-10-22 2011-04-05 Macronix International Co., Ltd. Method for making self aligning pillar memory cell device
US7804083B2 (en) * 2007-11-14 2010-09-28 Macronix International Co., Ltd. Phase change memory cell including a thermal protect bottom electrode and manufacturing methods
US7646631B2 (en) * 2007-12-07 2010-01-12 Macronix International Co., Ltd. Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods
US7879643B2 (en) * 2008-01-18 2011-02-01 Macronix International Co., Ltd. Memory cell with memory element contacting an inverted T-shaped bottom electrode
US7879645B2 (en) * 2008-01-28 2011-02-01 Macronix International Co., Ltd. Fill-in etching free pore device
US8158965B2 (en) 2008-02-05 2012-04-17 Macronix International Co., Ltd. Heating center PCRAM structure and methods for making
US8084842B2 (en) * 2008-03-25 2011-12-27 Macronix International Co., Ltd. Thermally stabilized electrode structure
US8030634B2 (en) 2008-03-31 2011-10-04 Macronix International Co., Ltd. Memory array with diode driver and method for fabricating the same
US7825398B2 (en) 2008-04-07 2010-11-02 Macronix International Co., Ltd. Memory cell having improved mechanical stability
US7791057B2 (en) * 2008-04-22 2010-09-07 Macronix International Co., Ltd. Memory cell having a buried phase change region and method for fabricating the same
US7989307B2 (en) * 2008-05-05 2011-08-02 Micron Technology, Inc. Methods of forming isolated active areas, trenches, and conductive lines in semiconductor structures and semiconductor structures including the same
US8077505B2 (en) * 2008-05-07 2011-12-13 Macronix International Co., Ltd. Bipolar switching of phase change device
US7701750B2 (en) 2008-05-08 2010-04-20 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US10151981B2 (en) 2008-05-22 2018-12-11 Micron Technology, Inc. Methods of forming structures supported by semiconductor substrates
US8415651B2 (en) * 2008-06-12 2013-04-09 Macronix International Co., Ltd. Phase change memory cell having top and bottom sidewall contacts
US8134857B2 (en) * 2008-06-27 2012-03-13 Macronix International Co., Ltd. Methods for high speed reading operation of phase change memory and device employing same
US7932506B2 (en) 2008-07-22 2011-04-26 Macronix International Co., Ltd. Fully self-aligned pore-type memory cell having diode access device
US20100019215A1 (en) * 2008-07-22 2010-01-28 Macronix International Co., Ltd. Mushroom type memory cell having self-aligned bottom electrode and diode access device
US7903457B2 (en) * 2008-08-19 2011-03-08 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US8409457B2 (en) * 2008-08-29 2013-04-02 Micron Technology, Inc. Methods of forming a photoresist-comprising pattern on a substrate
US7719913B2 (en) * 2008-09-12 2010-05-18 Macronix International Co., Ltd. Sensing circuit for PCRAM applications
US8324605B2 (en) * 2008-10-02 2012-12-04 Macronix International Co., Ltd. Dielectric mesh isolated phase change structure for phase change memory
US8039399B2 (en) * 2008-10-09 2011-10-18 Micron Technology, Inc. Methods of forming patterns utilizing lithography and spacers
US7897954B2 (en) 2008-10-10 2011-03-01 Macronix International Co., Ltd. Dielectric-sandwiched pillar memory device
US8036014B2 (en) * 2008-11-06 2011-10-11 Macronix International Co., Ltd. Phase change memory program method without over-reset
US8907316B2 (en) * 2008-11-07 2014-12-09 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions
US8664689B2 (en) 2008-11-07 2014-03-04 Macronix International Co., Ltd. Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions
US8796155B2 (en) 2008-12-04 2014-08-05 Micron Technology, Inc. Methods of fabricating substrates
US8273634B2 (en) * 2008-12-04 2012-09-25 Micron Technology, Inc. Methods of fabricating substrates
US8247302B2 (en) 2008-12-04 2012-08-21 Micron Technology, Inc. Methods of fabricating substrates
US7869270B2 (en) 2008-12-29 2011-01-11 Macronix International Co., Ltd. Set algorithm for phase change memory cell
US8089137B2 (en) * 2009-01-07 2012-01-03 Macronix International Co., Ltd. Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method
US8107283B2 (en) * 2009-01-12 2012-01-31 Macronix International Co., Ltd. Method for setting PCRAM devices
US8030635B2 (en) * 2009-01-13 2011-10-04 Macronix International Co., Ltd. Polysilicon plug bipolar transistor for phase change memory
US8064247B2 (en) 2009-01-14 2011-11-22 Macronix International Co., Ltd. Rewritable memory device based on segregation/re-absorption
US7879727B2 (en) * 2009-01-15 2011-02-01 Infineon Technologies Ag Method of fabricating a semiconductor device including a pattern of line segments
US8933536B2 (en) 2009-01-22 2015-01-13 Macronix International Co., Ltd. Polysilicon pillar bipolar transistor with self-aligned memory element
US8268543B2 (en) 2009-03-23 2012-09-18 Micron Technology, Inc. Methods of forming patterns on substrates
US8084760B2 (en) 2009-04-20 2011-12-27 Macronix International Co., Ltd. Ring-shaped electrode and manufacturing method for same
US8173987B2 (en) * 2009-04-27 2012-05-08 Macronix International Co., Ltd. Integrated circuit 3D phase change memory array and manufacturing method
US8097871B2 (en) * 2009-04-30 2012-01-17 Macronix International Co., Ltd. Low operational current phase change memory structures
US7933139B2 (en) * 2009-05-15 2011-04-26 Macronix International Co., Ltd. One-transistor, one-resistor, one-capacitor phase change memory
US9330934B2 (en) * 2009-05-18 2016-05-03 Micron Technology, Inc. Methods of forming patterns on substrates
US8350316B2 (en) 2009-05-22 2013-01-08 Macronix International Co., Ltd. Phase change memory cells having vertical channel access transistor and memory plane
US7968876B2 (en) 2009-05-22 2011-06-28 Macronix International Co., Ltd. Phase change memory cell having vertical channel access transistor
US8809829B2 (en) * 2009-06-15 2014-08-19 Macronix International Co., Ltd. Phase change memory having stabilized microstructure and manufacturing method
US8406033B2 (en) 2009-06-22 2013-03-26 Macronix International Co., Ltd. Memory device and method for sensing and fixing margin cells
US8238149B2 (en) 2009-06-25 2012-08-07 Macronix International Co., Ltd. Methods and apparatus for reducing defect bits in phase change memory
US8363463B2 (en) 2009-06-25 2013-01-29 Macronix International Co., Ltd. Phase change memory having one or more non-constant doping profiles
US8198619B2 (en) 2009-07-15 2012-06-12 Macronix International Co., Ltd. Phase change memory cell structure
US8110822B2 (en) 2009-07-15 2012-02-07 Macronix International Co., Ltd. Thermal protect PCRAM structure and methods for making
US7894254B2 (en) 2009-07-15 2011-02-22 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US8064248B2 (en) 2009-09-17 2011-11-22 Macronix International Co., Ltd. 2T2R-1T1R mix mode phase change memory array
US8178387B2 (en) 2009-10-23 2012-05-15 Macronix International Co., Ltd. Methods for reducing recrystallization time for a phase change material
US20110129991A1 (en) * 2009-12-02 2011-06-02 Kyle Armstrong Methods Of Patterning Materials, And Methods Of Forming Memory Cells
US8729521B2 (en) 2010-05-12 2014-05-20 Macronix International Co., Ltd. Self aligned fin-type programmable memory cell
US8310864B2 (en) 2010-06-15 2012-11-13 Macronix International Co., Ltd. Self-aligned bit line under word line memory array
US8518788B2 (en) 2010-08-11 2013-08-27 Micron Technology, Inc. Methods of forming a plurality of capacitors
US8455341B2 (en) 2010-09-02 2013-06-04 Micron Technology, Inc. Methods of forming features of integrated circuitry
US8395935B2 (en) 2010-10-06 2013-03-12 Macronix International Co., Ltd. Cross-point self-aligned reduced cell size phase change memory
US8497705B2 (en) 2010-11-09 2013-07-30 Macronix International Co., Ltd. Phase change device for interconnection of programmable logic device
US8467238B2 (en) 2010-11-15 2013-06-18 Macronix International Co., Ltd. Dynamic pulse operation for phase change memory
CN102569646B (en) * 2010-12-22 2014-03-12 中芯国际集成电路制造(上海)有限公司 Manufacturing method of phase change memory
US8575032B2 (en) 2011-05-05 2013-11-05 Micron Technology, Inc. Methods of forming a pattern on a substrate
US9076680B2 (en) 2011-10-18 2015-07-07 Micron Technology, Inc. Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array
US8987700B2 (en) 2011-12-02 2015-03-24 Macronix International Co., Ltd. Thermally confined electrode for programmable resistance memory
US9177794B2 (en) 2012-01-13 2015-11-03 Micron Technology, Inc. Methods of patterning substrates
US8629048B1 (en) 2012-07-06 2014-01-14 Micron Technology, Inc. Methods of forming a pattern on a substrate
US9336879B2 (en) 2014-01-24 2016-05-10 Macronix International Co., Ltd. Multiple phase change materials in an integrated circuit for system on a chip application
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
US9159412B1 (en) 2014-07-15 2015-10-13 Macronix International Co., Ltd. Staggered write and verify for phase change memory
US9559107B2 (en) 2015-05-20 2017-01-31 International Businesss Machines Corporation Structure and method for BEOL nanoscale damascene sidewall-defined non-volatile memory element
US9672906B2 (en) 2015-06-19 2017-06-06 Macronix International Co., Ltd. Phase change memory with inter-granular switching

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4022932A (en) * 1975-06-09 1977-05-10 International Business Machines Corporation Resist reflow method for making submicron patterned resist masks
US5687112A (en) * 1996-04-19 1997-11-11 Energy Conversion Devices, Inc. Multibit single cell memory element having tapered contact
US6031287A (en) * 1997-06-18 2000-02-29 Micron Technology, Inc. Contact structure and memory element incorporating the same
US20020006735A1 (en) * 1997-01-28 2002-01-17 Zahorik Russell C. Integrated circuit memory cell having a small active area and method of forming same
US6383952B1 (en) * 2001-02-28 2002-05-07 Advanced Micro Devices, Inc. RELACS process to double the frequency or pitch of small feature formation
US6486058B1 (en) * 2000-10-04 2002-11-26 Integrated Device Technology, Inc. Method of forming a photoresist pattern using WASOOM
US20030186170A1 (en) * 2002-03-27 2003-10-02 Nec Corporation Method of forming resist pattern
US20040038549A1 (en) * 2002-08-26 2004-02-26 Fujitsu Limited Semiconductor apparatus fabrication method
US20040095802A1 (en) * 2002-11-18 2004-05-20 Tran Lung T. Selection of memory cells in data storage devices
US20040113181A1 (en) * 2002-12-13 2004-06-17 Wicker Guy C. Lateral phase change memory and method therefor
US6764864B1 (en) * 2003-04-17 2004-07-20 Freescale Semiconductor, Inc. BST on low-loss substrates for frequency agile applications
US6764946B1 (en) * 2003-10-01 2004-07-20 Advanced Micro Devices, Inc. Method of controlling line edge roughness in resist films
US20040229409A1 (en) * 2003-05-13 2004-11-18 National Chiao Tung University Method for fabricating nanometer gate in semiconductor device using thermally reflowed resist technology
US6862235B2 (en) * 2002-08-27 2005-03-01 Hitachi, Ltd. Semiconductor device which is low in power and high in speed and is highly integrated
US20050048410A1 (en) * 2003-08-29 2005-03-03 Renesas Technology Corp. Method of manufacturing a semiconductor device
US6869883B2 (en) * 2002-12-13 2005-03-22 Ovonyx, Inc. Forming phase change memories
US6872510B2 (en) * 2000-02-15 2005-03-29 Samsung Electronics Co., Ltd. Photomask having small pitch images of openings for fabricating openings in a semiconductor memory device and a photolithographic method for fabricating the same
US20050127347A1 (en) * 2003-12-12 2005-06-16 Suk-Hun Choi Methods for fabricating memory devices using sacrificial layers and memory devices fabricated by same
US20050167656A1 (en) * 2004-01-30 2005-08-04 International Business Machines Corporation Phase-change memory cell and method of fabricating the phase-change memory cell
US20050250316A1 (en) * 2003-12-12 2005-11-10 Suk-Hun Choi Methods for fabricating memory devices using sacrifical layers and memory devices fabricated by same
US20060011902A1 (en) * 2004-07-19 2006-01-19 Samsung Electronics Co., Ltd. Phase change memory device and method for forming the same
US7038961B2 (en) * 2003-05-28 2006-05-02 Hitachi, Ltd. Semiconductor device
US7208751B2 (en) * 2002-09-13 2007-04-24 Renesas Technology Corp. Non-volatile semiconductor memory device allowing shrinking of memory cell

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6486958B1 (en) * 2001-04-24 2002-11-26 Agilent Technologies, Inc. Method and system for optical spectrum analysis with matched filter detection
EP1469532B1 (en) 2003-04-16 2009-08-26 STMicroelectronics S.r.l. Self-aligned process for manufacturing a phase change memory cell and phase change memory cell thereby manufactured

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4022932A (en) * 1975-06-09 1977-05-10 International Business Machines Corporation Resist reflow method for making submicron patterned resist masks
US5687112A (en) * 1996-04-19 1997-11-11 Energy Conversion Devices, Inc. Multibit single cell memory element having tapered contact
US20020006735A1 (en) * 1997-01-28 2002-01-17 Zahorik Russell C. Integrated circuit memory cell having a small active area and method of forming same
US6031287A (en) * 1997-06-18 2000-02-29 Micron Technology, Inc. Contact structure and memory element incorporating the same
US6872510B2 (en) * 2000-02-15 2005-03-29 Samsung Electronics Co., Ltd. Photomask having small pitch images of openings for fabricating openings in a semiconductor memory device and a photolithographic method for fabricating the same
US6486058B1 (en) * 2000-10-04 2002-11-26 Integrated Device Technology, Inc. Method of forming a photoresist pattern using WASOOM
US6383952B1 (en) * 2001-02-28 2002-05-07 Advanced Micro Devices, Inc. RELACS process to double the frequency or pitch of small feature formation
US20030186170A1 (en) * 2002-03-27 2003-10-02 Nec Corporation Method of forming resist pattern
US20040038549A1 (en) * 2002-08-26 2004-02-26 Fujitsu Limited Semiconductor apparatus fabrication method
US6862235B2 (en) * 2002-08-27 2005-03-01 Hitachi, Ltd. Semiconductor device which is low in power and high in speed and is highly integrated
US7208751B2 (en) * 2002-09-13 2007-04-24 Renesas Technology Corp. Non-volatile semiconductor memory device allowing shrinking of memory cell
US20040095802A1 (en) * 2002-11-18 2004-05-20 Tran Lung T. Selection of memory cells in data storage devices
US20040113181A1 (en) * 2002-12-13 2004-06-17 Wicker Guy C. Lateral phase change memory and method therefor
US6869883B2 (en) * 2002-12-13 2005-03-22 Ovonyx, Inc. Forming phase change memories
US6764864B1 (en) * 2003-04-17 2004-07-20 Freescale Semiconductor, Inc. BST on low-loss substrates for frequency agile applications
US20040229409A1 (en) * 2003-05-13 2004-11-18 National Chiao Tung University Method for fabricating nanometer gate in semiconductor device using thermally reflowed resist technology
US7038961B2 (en) * 2003-05-28 2006-05-02 Hitachi, Ltd. Semiconductor device
US20050048410A1 (en) * 2003-08-29 2005-03-03 Renesas Technology Corp. Method of manufacturing a semiconductor device
US6764946B1 (en) * 2003-10-01 2004-07-20 Advanced Micro Devices, Inc. Method of controlling line edge roughness in resist films
US20050127347A1 (en) * 2003-12-12 2005-06-16 Suk-Hun Choi Methods for fabricating memory devices using sacrificial layers and memory devices fabricated by same
US20050250316A1 (en) * 2003-12-12 2005-11-10 Suk-Hun Choi Methods for fabricating memory devices using sacrifical layers and memory devices fabricated by same
US20050167656A1 (en) * 2004-01-30 2005-08-04 International Business Machines Corporation Phase-change memory cell and method of fabricating the phase-change memory cell
US6936840B2 (en) * 2004-01-30 2005-08-30 International Business Machines Corporation Phase-change memory cell and method of fabricating the phase-change memory cell
US20060011902A1 (en) * 2004-07-19 2006-01-19 Samsung Electronics Co., Ltd. Phase change memory device and method for forming the same

Also Published As

Publication number Publication date
WO2006108541A1 (en) 2006-10-19
DE112006000072T5 (en) 2007-08-30
US20060228883A1 (en) 2006-10-12
KR20070088524A (en) 2007-08-29
US7166533B2 (en) 2007-01-23

Similar Documents

Publication Publication Date Title
US7166533B2 (en) Phase change memory cell defined by a pattern shrink material process
US7973301B2 (en) Low power phase change memory cell with large read signal
US7901979B2 (en) Method of forming a small contact in phase-change memory
KR100873973B1 (en) Phase Change Memory Cell with High Read Margin with Low Power Operation
US8101938B2 (en) Method of forming a chalcogenide memory cell having an ultrasmall cross-sectional area and a chalcogenide memory cell produced by the method
US7364935B2 (en) Common word line edge contact phase-change memory
US7545668B2 (en) Mushroom phase change memory having a multilayer electrode
US20060169968A1 (en) Pillar phase change memory cell
US8017930B2 (en) Pillar phase change memory cell
US20070249090A1 (en) Phase-change memory cell adapted to prevent over-etching or under-etching
US20070246782A1 (en) Memory cell having sidewall spacer for improved homogeneity
US20080006811A1 (en) Integrated circuit havng a memory cell
US20070012956A1 (en) Phase change memory cell having nanowire electrode
US20070230238A1 (en) Phase change memory fabricated using self-aligned processing
CN101461071A (en) A vertical phase change memory cell and methods for manufacturing thereof
JP2009010337A (en) Integrated circuit having spacer material layer
EP1734593A2 (en) Phase change memory cell defined by imprint lithography
US20060115909A1 (en) Method for manufacturing a resistively switching memory cell, manufactured memory cell, and memory device based thereon
US7985693B2 (en) Method of producing phase change memory device
US20100124800A1 (en) Variable resistance memory device, method of fabricating the same, and memory system including the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: QIMONDA AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001

Effective date: 20060425

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001

Effective date: 20060425