US20060255470A1 - ZrAlxOy DIELECTRIC LAYERS - Google Patents

ZrAlxOy DIELECTRIC LAYERS Download PDF

Info

Publication number
US20060255470A1
US20060255470A1 US11/459,792 US45979206A US2006255470A1 US 20060255470 A1 US20060255470 A1 US 20060255470A1 US 45979206 A US45979206 A US 45979206A US 2006255470 A1 US2006255470 A1 US 2006255470A1
Authority
US
United States
Prior art keywords
layer
zral
substrate
dielectric layer
dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/459,792
Inventor
Kie Ahn
Leonard Forbes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US11/459,792 priority Critical patent/US20060255470A1/en
Publication of US20060255470A1 publication Critical patent/US20060255470A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/40Oxides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523Pulsed gas flow or change of composition over time
    • C23C16/45525Atomic layer deposition [ALD]
    • C23C16/45527Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations
    • C23C16/45531Atomic layer deposition [ALD] characterized by the ALD cycle, e.g. different flows or temperatures during half-reactions, unusual pulsing sequence, use of precursor mixtures or auxiliary reactants or activations specially adapted for making ternary or higher compositions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02189Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing zirconium, e.g. ZrO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02194Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing more than one metal element
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/3141Deposition using atomic layer deposition techniques [ALD]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • H01L21/31641Deposition of Zirconium oxides, e.g. ZrO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/518Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This application relates generally to semiconductor devices and device fabrication and, more particularly, to dielectric layers and their method of fabrication.
  • the semiconductor device industry has a market driven need to improve speed performance, improve its low static (off-state) power requirements, and adapt to a wide range of power supply and output voltage requirements for its silicon based microelectronic products.
  • there is continuous pressure to reduce the size of devices such as transistors.
  • the ultimate goal is to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, and memory devices such as dynamic random access memories (DRAMs).
  • ICs integrated circuits
  • DRAMs dynamic random access memories
  • the smaller devices are frequently powered by batteries.
  • FIG. 1 A common configuration of such a transistor is shown in FIG. 1 . While the following discussion uses FIG. 1 to illustrate a transistor from the prior art, one skilled in the art will recognize that the present subject matter could be incorporated into the transistor shown in FIG. 1 to form a transistor according to the present subject matter.
  • a transistor 100 is fabricated in a substrate 110 that is typically silicon, but could be fabricated from other semiconductor materials as well. Transistor 100 has a source region 120 and a drain region 130 .
  • a body region 132 is located between source region 120 and drain region 130 , where body region 132 defines a channel of the transistor with a channel length 134 .
  • a gate dielectric 140 is located on body region 132 with a gate 150 located over gate dielectric 140 .
  • gate dielectric 140 may be formed from materials other than oxides, gate dielectric 140 is typically an oxide, and is commonly referred to as a gate oxide.
  • Gate 150 may be fabricated from polycrystalline silicon (polysilicon), or other conducting materials such as metal may be used.
  • gate dielectric 140 In fabricating transistors to be smaller in size and reliably operate on lower power supplies, one design criteria is gate dielectric 140 .
  • the mainstay for forming the gate dielectric has been silicon dioxide, SiO 2 .
  • a thermally grown amorphous SiO 2 layer provides an electrically and thermodynamically stable material, where the interface of the SiO 2 layer with underlying Si provides a high quality interface as well as superior electrical isolation properties.
  • use of SiO 2 on Si has provided defect charge densities on the order of 10 10 /cm 2 , midgap interface state densities of approximately 10 10 /cm 2 eV, and breakdown voltages in the range of 15 MV/cm. With such qualities, there would be no apparent need to use a material other than SiO 2 , but increased scaling and other requirements for gate dielectrics create the need to find other dielectric materials to be used for a gate dielectric.
  • FIG. 1 shows a configuration of a transistor having a gate dielectric containing atomic layer deposited ZrAl x O y according to various embodiments of the present subject matter.
  • FIG. 2A shows an atomic layer deposition system for processing a dielectric layer containing ZrAl x O y , according to various embodiments of the present subject matter.
  • FIG. 2B shows a gas-distribution fixture of an atomic layer deposition system for processing a dielectric layer containing ZrAl x O y .
  • FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to process a ZrAl x O y dielectric layer by atomic layer deposition.
  • FIG. 4 illustrates a flow diagram of elements for an embodiment of a method to process a dielectric layer containing ZrAl x O y by atomic layer deposition.
  • FIG. 5A shows an embodiment of a configuration of a transistor having an atomic layer deposited ZrAl x O y dielectric layer.
  • FIG. 5B shows an embodiment of a configuration of a capacitor having an atomic layer deposited ZrAl x O y dielectric layer.
  • FIG. 6 shows an embodiment of a personal computer incorporating devices having an atomic layer deposited ZrAl x O y dielectric layer.
  • FIG. 7 illustrates a schematic view of an embodiment of a central processing unit incorporating devices having an atomic layer deposited ZrAl x O y dielectric layer.
  • FIG. 8 illustrates a schematic view of an embodiment of a DRAM memory device having an atomic layer deposited ZrAl x O y dielectric layer.
  • wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the present subject matter.
  • substrate is understood to include semiconductor wafers.
  • substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
  • conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.
  • horizontal as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate.
  • vertical refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.
  • a gate dielectric 140 of FIG. 1 when operating in a transistor, has both a physical gate dielectric thickness and an equivalent oxide thickness (t eq ).
  • the equivalent oxide thickness quantifies the electrical properties, such as capacitance, of a gate dielectric 140 in terms of a representative physical thickness.
  • the equivalent oxide thickness, t eq is defined as the thickness of a theoretical SiO 2 layer that would have the same capacitance density as a given dielectric, ignoring leakage current and reliability considerations.
  • a SiO 2 layer of thickness, t, deposited on a Si surface as a gate dielectric will have a t eq larger than its thickness, t.
  • This t eq results from the capacitance in the surface channel on which the SiO 2 is deposited due to the formation of a depletion/inversion region.
  • This depletion/inversion region may result in t eq being from 3 to 6 Angstroms ( ⁇ ) larger than the SiO 2 thickness, t.
  • the physical thickness for a SiO 2 layer used for a gate dielectric would be need to be approximately 4 to 7 ⁇ .
  • SiO 2 layer Additional characteristics depend on the gate electrode used in conjunction with the SiO 2 gate dielectric. Using a conventional polysilicon gate results in an additional increase in t eq for the SiO 2 layer. This additional thickness could be eliminated by using a metal gate electrode, though metal gates are not currently used in typical complementary metal-oxide-semiconductor field effect transistor (CMOS) technology. Thus, future devices would be designed towards a physical SiO 2 gate dielectric layer of about 5 ⁇ or less. Such a small thickness for a SiO 2 oxide layer creates additional problems.
  • CMOS complementary metal-oxide-semiconductor field effect transistor
  • Silicon dioxide is used as a gate dielectric, in part, due to its electrical isolation properties in a SiO 2 —Si based structure. This electrical isolation is due to the relatively large bandgap of SiO 2 (8.9 eV) making it a good insulator from electrical conduction. Signification reductions in its bandgap would eliminate it as a material for a gate dielectric. As the thickness of a SiO 2 layer decreases, the number of atomic layers, or monolayers of the SiO 2 decreases. At a certain thickness, the number of monolayers will be sufficiently small that the SiO 2 layer will not have a complete arrangement of atoms as in a larger or bulk layer.
  • a thin SiO 2 layer of only one or two monolayers will not form a full bandgap.
  • the lack of a full bandgap in a SiO 2 gate dielectric could cause an effective short between an underlying Si channel and an overlying polysilicon gate.
  • This undesirable property sets a limit on the physical thickness to which a SiO 2 layer may be scaled.
  • the minimum thickness due to this monolayer effect is thought to be about 7-8 ⁇ . Therefore, for future devices to have a t eq less than about 10 ⁇ , dielectrics other than SiO 2 need to be considered for use as a gate dielectric.
  • materials with a dielectric constant greater than that of SiO 2 , 3.9 will have a physical thickness that may be considerably larger than a desired t eq , while providing the desired equivalent oxide thickness.
  • an alternate dielectric material with a dielectric constant of 10 could have a thickness of about 25.6 ⁇ to provide a t eq of 10 ⁇ , not including any depletion/inversion layer effects.
  • a reduced t eq for transistors may be realized by using dielectric materials with higher dielectric constants than SiO 2 .
  • the thinner t eq for lower transistor operating voltages and smaller transistor dimensions may be realized by a significant number of materials, but additional fabricating characteristics makes determining a suitable replacement for SiO 2 difficult.
  • the gate dielectric employed will grow on a silicon substrate or silicon layer, which places significant restraints on the substitute dielectric material.
  • the dielectric on the silicon layer there exists the possibility that a small layer of SiO 2 could be formed in addition to the desired dielectric.
  • the result would effectively be a dielectric layer consisting of two sublayers in parallel with each other and the silicon layer on which the dielectric is formed. In such a case, the resulting capacitance would be that of two dielectrics in series.
  • t eq t SiO 2 +( ⁇ ox / ⁇ ) t.
  • One of the advantages for using SiO 2 as a gate dielectric has been that the formation of the SiO 2 layer results in an amorphous gate dielectric. Having an amorphous structure for a gate dielectric is advantageous because grain boundaries in polycrystalline gate dielectrics provide high leakage paths. Additionally, grain size and orientation changes throughout a polycrystalline gate dielectric may cause variations in the layer's dielectric constant. Many materials having a high dielectric constant relative to SiO 2 also have a disadvantage of a crystalline form, at least in a bulk configuration. Thus, the best candidates for replacing SiO 2 as a gate dielectric are those with high dielectric constant, a relatively large bandgap, and are able to be fabricated as a thin layer with an amorphous form.
  • particles of the material to be deposited bombard the surface at a high energy. When a particle hits the surface, some particles adhere, and other particles cause damage. High-energy impacts remove body region particles creating pits.
  • the surface of such a deposited layer may have a rough contour due to the rough interface at the body region.
  • a ZrAl x O y dielectric layer having a substantially smooth surface relative to other processing techniques is formed using atomic layer deposition (ALD). Further, forming a dielectric layer using atomic layer deposition provides for controlling transitions between material layers.
  • atomic layer deposited ZrAl x O y dielectric layers may have an engineered transition with a substrate surface that has an interfacial SiO 2 layer or an interfacial silicate layer substantially limited in thickness to provide an effective dielectric constant for the dielectric layer that is significantly greater than that of a silicon oxide layer. Further, the ALD deposited ZrAl x O y dielectric layers provide conformal coverage on the surfaces on which they are deposited.
  • ALD also known as atomic layer epitaxy (ALE)
  • ALE atomic layer epitaxy
  • CVD chemical vapor deposition
  • ALD gaseous precursors are introduced one at a time to the substrate surface mounted within a reaction chamber (or reactor). This introduction of the gaseous precursors takes the form of pulses of each gaseous precursor. Between the pulses, the reaction chamber is purged with a gas, which in many cases is an inert gas, and/or evacuated.
  • CS-ALD chemisorption-saturated ALD
  • the second pulsing phase introduces another precursor on the substrate where the growth reaction of the desired layer takes place. Subsequent to the layer growth reaction, reaction by-products and precursor excess are purged from the reaction chamber.
  • one ALD cycle may be performed in less than one second in properly designed flow type reaction chambers. Typically, precursor pulse times range from about 0.5 sec to about 2 to 3 seconds.
  • ALD In ALD, the saturation of all the reaction and purging phases makes the growth self-limiting. This self-limiting growth results in large area uniformity and conformality, which has important applications for such cases as planar substrates, deep trenches, and in the processing of porous silicon and high surface area silica and alumina powders.
  • ALD provides for controlling layer thickness in a straightforward manner by controlling the number of growth cycles.
  • ALD was originally developed to manufacture luminescent and dielectric layers needed in electroluminescent displays. Significant efforts have been made to apply ALD to the growth of doped zinc sulfide and alkaline earth metal sulfide layers. Additionally, ALD has been studied for the growth of different epitaxial II-V and II-VI layers, nonepitaxial crystalline or amorphous oxide and nitride layers and multilayer structures of these. There also has been considerable interest towards the ALD growth of silicon and germanium layers, but due to the difficult precursor chemistry, this has not been very successful.
  • the precursors used in an ALD process may be gaseous, liquid or solid. However, liquid or solid precursors must be volatile. The vapor pressure must be high enough for effective mass transportation. Also, solid and some liquid precursors need to be heated inside the reaction chamber and introduced through heated tubes to the substrates. The necessary vapor pressure must be reached at a temperature below the substrate temperature to avoid the condensation of the precursors on the substrate. Due to the self-limiting growth mechanisms of ALD, relatively low vapor pressure solid precursors may be used though evaporation rates may somewhat vary during the process because of changes in their surface area.
  • precursors used in ALD there are several other characteristics for precursors used in ALD.
  • the precursors must be thermally stable at the substrate temperature because their decomposition would destroy the surface control and accordingly the advantages of the ALD method that relies on the reaction of the precursor at the substrate surface.
  • the precursors have to chemisorb on or react with the surface, though the interaction between the precursor and the surface as well as the mechanism for the adsorption is different for different precursors.
  • the molecules at the substrate surface must react aggressively with the second precursor to form the desired solid layer. Additionally, precursors should not react with the layer to cause etching, and precursors should not dissolve in the layer. Using highly reactive precursors in ALD contrasts with the selection of precursors for conventional CVD.
  • the by-products in the reaction must be gaseous in order to allow their easy removal from the reaction chamber. Further, the by-products should not react or adsorb on the surface.
  • RS-ALD reaction sequence ALD
  • the self-limiting process sequence involves sequential surface chemical reactions.
  • RS-ALD relies on chemistry between a reactive surface and a reactive molecular precursor.
  • molecular precursors are pulsed into the ALD reaction chamber separately.
  • the metal precursor reaction at the substrate is typically followed by an inert gas pulse to remove excess precursor and by-products from the reaction chamber prior to pulsing the next precursor of the fabrication sequence.
  • RS-ALD layers can be layered in equal metered sequences that are all identical in chemical kinetics, deposition per cycle, composition, and thickness.
  • RS-ALD sequences generally deposit less than a full layer per cycle.
  • a deposition or growth rate of about 0.25 to about 2.00 ⁇ per RS-ALD cycle may be realized.
  • RS-ALD The characteristics of RS-ALD include continuity at an interface, conformality over a substrate, use of low temperature and mildly oxidizing processes, freedom from first wafer effects and chamber dependence, growth thickness dependent solely on the number of cycles performed, and ability to engineer multilayer laminate layers with resolution of one to two monolayers.
  • RS-ALD allows for deposition control on the order on monolayers and the ability to deposit monolayers of amorphous layers.
  • a sequence refers to the ALD material formation based on an ALD reaction of a precursor or a precursor with its reactant precursor. For example, forming a metal layer from a precursor containing the metal forms an embodiment of a metal sequence. Additionally, forming a layer of metal oxide from a precursor containing the metal and from an oxygen containing precursor as its reactant precursor forms an embodiment of a metal/oxygen sequence, which may be referred to as the metal oxide sequence.
  • a cycle of a metal sequence includes pulsing a precursor containing the metal and pulsing a purging gas for the precursor.
  • a cycle of a metal oxide sequence includes pulsing a precursor containing the metal, pulsing a purging gas for the precursor, pulsing a reactant precursor, and pulsing a purging gas for the reactant precursor.
  • a cycle for a compound metal oxide includes pulsing a precursor containing a first metal, pulsing a purging gas for this precursor, pulsing a reactant precursor for the first metal precursor, pulsing a purging gas for the reactant precursor, pulsing a precursor containing a second metal, pulsing a purging gas for this precursor, pulsing a reactant precursor for the second metal precursor, and pulsing a purging gas for this reactant precursor.
  • the order of the metal precursors can depend on the compatibility of the metals with diffusion of atoms through the metal to the underlying substrate. Typically, the order employed limits the amount of unwanted atomic diffusion to the substrate surface.
  • An embodiment for a method for forming a dielectric layer containing zirconium aluminum oxide, ZrAl x O y , by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, pulsing a first precursor containing oxygen, pulsing a precursor containing aluminum, and pulsing a second precursor containing oxygen.
  • a layer of ZrAl x O y is formed on a substrate by atomic layer deposition with an interfacial layer of silicon oxide or a silicate limited to significantly less than ten angstroms.
  • a dielectric layer containing ZrAl x O y has a larger dielectric constant than silicon dioxide, a relatively small leakage current, and good stability with respect to a silicon based substrate.
  • Such dielectric layers provide a significantly thinner equivalent oxide thickness compared with a silicon oxide layer having the same physical thickness. Alternately, such dielectric layers provide a significantly thicker physical thickness than a silicon oxide layer having the same equivalent oxide thickness.
  • Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric layers containing atomic layer deposited ZrAl x O y , and methods for forming such structures.
  • a layer of ZrAl x O y is formed on a substrate mounted in a reaction chamber by ALD using precursor gases individually pulsed into the reaction chamber.
  • precursor gases individually pulsed into the reaction chamber.
  • solid or liquid precursors may be used in an appropriately designed reaction chamber.
  • FIG. 2A shows an embodiment of an atomic layer deposition system 200 for processing a dielectric layer containing ZrAl x O y .
  • the elements depicted are those elements necessary for discussion of embodiments of the present subject matter such that those skilled in the art may practice various embodiments of the present subject matter without undue experimentation.
  • a further discussion of the ALD reaction chamber can be found in co-pending, commonly assigned U.S. patent application: entitled “Methods, Systems, and Apparatus for Uniform Chemical-Vapor Depositions,” Ser. No. 09/797,324, filed 1 Mar. 2001, incorporated herein by reference.
  • a substrate 210 is located inside a reaction chamber 220 of ALD system 200 . Also located within reaction chamber 220 is a heating element 230 , which is thermally coupled to substrate 210 to control the substrate temperature.
  • a gas-distribution fixture 240 introduces precursor gases to the substrate 210 .
  • Each precursor gas originates from individual gas sources 251 - 254 whose flow is controlled by mass-flow controllers 256 - 259 , respectively.
  • Each gas source, 251 - 254 provides a precursor gas either by storing the precursor as a gas or by providing a location and apparatus for evaporating a solid or liquid material to form the selected precursor gas.
  • additional gas sources may be included, one for each metal precursor employed and one for each reactant precursor associated with each metal precursor.
  • purging gas sources 261 , 262 are also included in the ALD system.
  • additional purging gas sources may be constructed in ALD system 200 , one purging gas source for each precursor gas. For a process that uses the same purging gas for multiple precursor gases less purging gas sources are used in ALD system 200 .
  • Gas sources 251 - 254 and purging gas sources 261 - 262 are coupled by their associated mass-flow controllers to a common gas line or conduit 270 , which is coupled to the gas-distribution fixture 240 inside reaction chamber 220 .
  • Gas conduit 270 is also coupled to vacuum pump, or exhaust pump, 281 by mass-flow controller 286 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from gas conduit 270 .
  • Vacuum pump, or exhaust pump, 282 is coupled by mass-flow controller 287 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from reaction chamber 220 .
  • mass-flow controller 287 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from reaction chamber 220 .
  • control displays, mounting apparatus, temperature sensing devices, substrate maneuvering apparatus, and necessary electrical connections as are known to those skilled in the art are not shown in FIG. 2A .
  • FIG. 2B shows an embodiment of a gas-distribution fixture 240 of atomic layer deposition system 200 for processing a dielectric layer containing ZrAl x O y .
  • Gas-distribution fixture 240 includes a gas-distribution member 242 , and a gas inlet 244 .
  • Gas inlet 244 couples gas-distribution member 242 to gas conduit 270 of FIG. 2A .
  • Gas-distribution member 242 includes gas-distribution holes, or orifices, 246 and gas-distribution channels 248 .
  • holes 246 are substantially circular with a common diameter in the range of 15-20 microns
  • gas-distribution channels 248 have a common width in the range of 20-45 microns.
  • the surface 249 of gas distribution member 242 having gas-distribution holes 246 is substantially planar and parallel to substrate 210 of FIG. 2A .
  • other embodiments use other surface forms as well as shapes and sizes of holes and channels.
  • the distribution and size of holes may also affect deposition thickness and thus might be used to assist thickness control.
  • Holes 246 are coupled through gas-distribution channels 248 to gas inlet 244 . Though ALD system 200 is well suited for practicing the present subject matter, other ALD systems commercially available may be used.
  • ALD system 200 may be controlled by a computer. To focus on the use of ALD system 200 in the various embodiments of the present subject matter, the computer is not shown. Those skilled in the art can appreciate that the individual elements such as pressure control, temperature control, and gas flow within ALD system 200 may be under computer control.
  • a computer executes instructions stored in a computer readable medium to accurately control the integrated functioning of the elements of ALD system 200 to form a dielectric layer containing ZrAl x O y .
  • FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to process a ZrAl x O y dielectric layer by atomic layer deposition.
  • This embodiment to form ZrAl x O y by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, at block 310 , pulsing a first precursor containing oxygen, at block 320 , pulsing a precursor containing aluminum, at block 330 , and pulsing a second precursor containing oxygen, at block 340 .
  • pulsing a precursor containing zirconium onto a substrate, at block 310 and pulsing a first precursor containing oxygen, at block 320 is performed with a single precursor containing zirconium and oxygen.
  • pulsing a precursor containing aluminum, at block 330 , and pulsing a second precursor containing oxygen, at block 340 is performed with a single precursor containing aluminum and oxygen.
  • an interface layer formed between the substrate and the ZrAl x O y layer is limited to less than about 1 nm (10 angstroms).
  • the ZrAl x O y layer contains Zr 4 AlO 9 .
  • an interface layer formed between the substrate and the ZrAl x O y layer includes silicon oxide or a silicate limited to less than about 1 nm (10 angstroms).
  • Performing each atomic layer deposition includes pulsing one or more precursors into a reaction chamber for a predetermined period.
  • the predetermined period is individually controlled for each precursor pulsed into the reaction chamber.
  • the substrate is maintained at a selected temperature for each pulsing of a precursor, where the selected temperature is set independently for pulsing each precursor.
  • each precursor may be pulsed into the reaction under separate environmental conditions. Appropriate temperatures and pressures are maintained dependent on the nature of the precursor, whether the precursor is a single precursor or a mixture of precursors.
  • the pulsing of the precursor gases is separated by purging the reaction chamber with a purging gas following each pulsing of a precursor.
  • nitrogen gas is used as the purging gas following the pulsing of each precursor used in a cycle to form a layer of ZrAl x O y .
  • the reaction chamber may also be purged by evacuating the reaction chamber.
  • FIG. 4 illustrates a flow diagram of elements for an embodiment of a method to process a dielectric layer containing ZrAl x O y by atomic layer deposition. This embodiment may be implemented with the atomic layer deposition system 200 of FIG. 2A , B.
  • substrate 210 is prepared.
  • the substrate used for forming a transistor is typically a silicon or silicon containing material. In other embodiments, germanium, gallium arsenide, silicon-on-sapphire substrates, or other suitable substrates may be used.
  • This preparation process may include cleaning of substrate 210 and forming layers and regions of the substrate, such as drains and sources of a metal oxide semiconductor (MOS) transistor, prior to forming a gate dielectric.
  • MOS metal oxide semiconductor
  • the substrate is cleaned to provide an initial substrate depleted of its native oxide.
  • the initial substrate is cleaned to provide a hydrogen-terminated surface.
  • a silicon substrate undergoes a final hydrofluoric acid, HF, rinse prior to ALD processing to provide the silicon substrate with a hydrogen-terminated surface without a native silicon oxide layer.
  • substrate 210 is prepared as a chemical oxide-terminated silicon surface prior to forming the ZrAl x O y dielectric layer by atomic layer deposition. This preparation allows for forming an interface layer of about five angstroms to provide a structure that aids in reducing the leakage current through the dielectric layer.
  • the sequencing of the formation of the regions of the transistor being processed follows typical sequencing that is generally performed in the fabrication of a MOS transistor as is well known to those skilled in the art. Included in the processing is the masking of substrate regions to be protected during the gate dielectric formation, as is typically performed in MOS fabrication. In this embodiment, the unmasked region may include a body region of a transistor; however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Additionally, substrate 210 in its ready for processing form is conveyed into a position in reaction chamber 220 for ALD processing.
  • a zirconium-containing precursor is pulsed into reaction chamber 220 .
  • ZrCl 4 is used as a precursor.
  • ZrI 4 is used as a precursor.
  • the ZrCl 4 precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210 .
  • Mass-flow controller 256 regulates the flow of the ZrCl 4 from gas source 251 .
  • the substrate temperature is maintained at about 180° C. In another embodiment, the substrate temperature is maintained between about 300° C. and about 500° C.
  • the ZrCl 4 reacts with the surface of the substrate 210 in the desired region defined by the unmasked areas of the substrate 210 .
  • a first purging gas is pulsed into reaction chamber 220 .
  • nitrogen with a purity of about 99.999% is used as a purging gas.
  • Mass-flow controller 266 regulates the nitrogen flow from the purging gas source 261 into the gas conduit 270 . Using the pure nitrogen purge avoids overlap of the precursor pulses and possible gas phase reactions.
  • a first oxygen-containing precursor is pulsed onto substrate 210 , at block 420 .
  • water vapor H 2 O
  • H 2 O 2 is used as a precursor.
  • an H 2 O—H 2 O 2 mixture is used as a precursor.
  • the water vapor precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210 .
  • Mass-flow controller 257 regulates the flow of the water vapor from gas source 252 .
  • the substrate temperature is maintained at about 180° C. In another embodiment, the substrate temperature is maintained between about 300° C. and about 500° C.
  • the water vapor reacts with at the surface of substrate 210 in the desired region defined by the unmasked areas of the substrate 210 .
  • a second purging gas is pulsed, at block, 425 .
  • nitrogen is used as the second purging gas.
  • Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of reaction chamber 220 using vacuum pump 282 through mass-flow controller 287 , and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286 .
  • the substrate is held between about 300° C. and about 500° C. by the heating element 230 .
  • the ZrCl 4 pulse time ranges from about 0.2 sec to above 1.0 sec.
  • the zirconium/water vapor sequence continues with a purge pulse followed by a H 2 O pulse followed by a purge pulse.
  • the H 2 O vapor pulse time may range from about 0.2 sec to above 1.0 sec, and the ZrCl 4 and the H 2 O vapor purging pulse times are each range from about 0.2 sec to about 4.0 sec.
  • the substrate is held between about 230° C. and about 500° C. by the heating element 230 with reaction chamber 220 held at about 250 Pa.
  • the ZrI 4 pulse time is about 2.0 sec.
  • the ZrI 4 /H 2 O—H 2 O 2 vapor sequence continues with a purge pulse followed by an H 2 O-H 2 O 2 vapor pulse followed by a purge pulse.
  • the H 2 O-H 2 O 2 vapor pulse time is about 2.0 sec
  • the ZrI 4 and the H 2 O—H 2 O 2 vapor purging pulse times are each at about 2.0 sec.
  • an aluminum-containing precursor is pulsed into reaction chamber 220 , at block 430 .
  • the aluminum-containing precursor is trimethylaluminum (TMA), Al(CH 3 ) 3 .
  • the aluminum-containing precursor is DMEAA, an adduct of alane (AlH 3 ) and dimethylehtylamine ⁇ N(CH 3 ) 2 (C 2 H 5 ) ⁇ .
  • the trimethylaluminum precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210 .
  • Mass-flow controller 258 regulates the flow of the trimethylaluminum from gas source 253 .
  • the substrate temperature is maintained between about 300° C. and about 500° C. The trimethylaluminum aggressively reacts at the current surface of substrate 210 .
  • a third purging gas is introduced into the system.
  • Nitrogen gas may also be used as a purging and carrier gas.
  • the nitrogen flow is controlled by mass-flow controller 267 from the purging gas source 262 into the gas conduit 270 and subsequently into reaction chamber 220 .
  • argon gas may be used as the purging gas.
  • a second oxygen-containing precursor is pulsed on substrate 210 , at block 440 .
  • water vapor H 2 O
  • H 2 O 2 is used as a precursor.
  • an H 2 O—H 2 O 2 mixture is used as a precursor.
  • the water vapor precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210 .
  • Mass-flow controller 259 regulates the flow of the water vapor from gas source 254 .
  • the water vapor reacts aggressively at the current surface of substrate 210 .
  • a fourth purging gas is pulsed, at block, 445 .
  • nitrogen is used as the second purging gas.
  • Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of reaction chamber 220 using vacuum pump 282 through mass-flow controller 287 , and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286 .
  • the substrate is held between about 350° C. and about 450° C. by the heating element 230 .
  • the process pressure is maintained at about 230 mTorr during the pulsing of the precursor gases and at about 200 mTorr for the purging gases. Pulse times for the TMA and the water vapor were about 1 sec for both precursors, with purging pulse times of about 15 s.
  • a DMEAA/oxygen sequence can be employed rather than the TMA/water vapor sequence with the substrate held between about 100° C. and about 125° C. by the heating element 230 .
  • the substrate is held at about 350° C. during the DMEAA/oxygen sequence.
  • the process pressure during the DMEAA/oxygen sequence is maintained at about 30 mTorr.
  • the predetermined number corresponds to a predetermined thickness for the ALD ZrAl x O y dielectric layer. If the number of completed cycles is less than the predetermined number, the zirconium-containing precursor is pulsed into reaction chamber 220 , at block 410 , and the process continues. If the total number of cycles to form the desired thickness has been completed, the dielectric layer containing ZrAl x O y may be annealed. To avoid the diffusion of oxygen during annealing to the semiconductor substrate surface, any annealing may be performed in an oxygen-free environment for short periods of time.
  • An embodiment of an annealing environment may include a nitrogen atmosphere.
  • the relatively low temperatures employed by atomic layer deposition of a ZrAl x O y dielectric layer allows for the formation of an amorphous ZrAl x O y dielectric layer.
  • the thickness of a ZrAl x O y layer is determined by a fixed growth rate for the pulsing periods and precursors used, set at a value such as N nm/cycle.
  • t for a desired ZrAl x O y layer thickness, t, in an application such as forming a gate dielectric of a MOS transistor, the ALD process is repeated for t/N total cycles. Once the t/N cycles have completed, no further ALD processing for ZrAl x O y is performed.
  • ALD processing provides for the engineering of a dielectric layer containing ZrAl x O y having a dielectric constant in the range from about 9 to about 25.
  • processing the device having the dielectric layer containing ZrAl x O y is completed.
  • completing the device includes completing the formation of a transistor.
  • completing the device includes completing the formation of a capacitor.
  • completing the process includes completing the construction of a memory device having an array with access transistors formed with gate dielectrics containing atomic layer deposited ZrAl x O y .
  • completing the process includes the formation of an electronic system including an information handling device that uses electronic devices with transistors formed with dielectric layers containing atomic layer deposited ZrAl x O y .
  • information handling devices such as computers include many memory devices, having many access transistors.
  • the elements of a method for forming an atomic layer deposited ZrAl x O y layer in the embodiment of FIG. 4 may be performed under various other environmental conditions, including various pressures and temperatures, and pulse periods depending on the ZrAl x O y layer to be formed for a given application and the system used to fabricate the ZrAl x O y layer. Determination of the environmental conditions, precursors used, purging gases employed, and pulse periods for the precursors and purging gases may be made without undue experimentation.
  • Atomic layer deposition of a ZrAl x O y dielectric layer may be processed in an atomic layer deposition system such as ALD system 200 under computer control to perform various embodiments, and operated under computer-executable instructions to perform these embodiments.
  • a computerized method and the computer-executable instructions for a method for forming a ZrAl x O y dielectric layer by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, pulsing a first precursor containing oxygen, pulsing a precursor containing aluminum, and pulsing a second precursor containing oxygen.
  • pulsing the precursor containing zirconium and pulsing the first precursor containing oxygen includes pulsing a precursor containing both zirconium and oxygen in one pulsing process.
  • pulsing the precursor containing aluminum and pulsing the second precursor containing oxygen includes pulsing a precursor containing both aluminum and oxygen in one pulsing process.
  • a computerized method and the computer-executable instructions for a method for forming a ZrAl x O y dielectric layer include forming the ZrAl x O y dielectric layer by atomic layer deposition, where each precursor is pulsed into a reaction chamber for a predetermined period. The predetermined period is individually controlled for each precursor pulsed into the reaction chamber. Further, the substrate may be maintained at a selected temperature for each pulsing of a precursor, where the selected temperature is set independently for pulsing each precursor. In addition, each pulsing of a precursor is followed by purging the reaction chamber with a purging gas.
  • a computerized method and the computer-executable instructions for a method for forming a dielectric layer include regulating the deposition of zirconium, aluminum, and oxygen to form a dielectric layer having a dielectric constant in the range from about 9 to about 25.
  • a computerized method and the computer-executable instructions for a method for forming a dielectric layer containing ZrAl x O y include controlling an environment of a reaction chamber. Additionally, the computerized method controls the pulsing of purging gases, one for each precursor gas and pulsing each purging gas after pulsing the associated precursor gas. Using a computer to control parameters for growing the ZrAl x O y dielectric layer provides for processing the ZrAl x O y dielectric layer over a wide range of parameters allowing for the determination of an optimum parameter set for the ALD system used.
  • the computer-executable instructions may be provided in any computer-readable medium. Such computer-readable medium may include, but is not limited to, floppy disks, diskettes, hard disks, CD-ROMS, flash ROMS, nonvolatile ROM, and RAM.
  • An embodiment of this method may be realized using ALD system 200 of FIG. 2A , where the controls for the individual elements of ALD system 200 are coupled to a computer, not shown in FIG. 2A .
  • the computer provides control of the operation for processing a ZrAl x O y dielectric layer by regulating the flow of precursor gases into reaction chamber 220 .
  • the computer controls the flow rate of precursor gases and the pulsing periods for these gases by controlling mass-flow controllers 256 - 259 . Additionally, the computer controls the temperature of gas sources 251 - 254 . Further, the pulse period and flow of purging gases from purging gas sources 261 , 262 is regulated through computer control of mass-flow controllers 266 , 267 , respectively.
  • the computer also regulates the environment of reactor chamber 220 in which a dielectric layer is being formed on substrate 210 .
  • the computer regulates the pressure in reaction chamber 220 within a predetermined pressure range by controlling vacuum pumps 281 , 282 through mass-flow controllers 286 , 287 , respectively.
  • the computer also regulates the temperature range for substrate 210 within a predetermined range by controlling heater 230 .
  • FIG. 2A For convenience, the individual control lines to elements of ALD 200 , as well as a computer, are not shown in FIG. 2A .
  • the above description of the computer control in conjunction with FIG. 2A provides information for those skilled in the art to practice embodiments for forming a dielectric layer containing ZrAl x O y using a computerized method as described herein.
  • the embodiments described herein provide a process for growing a ZrAl x O y dielectric layer having a wide range of useful equivalent oxide thickness, t eq , associated with a dielectric constant in the range from about 9 to about 25.
  • the relatively large dielectric constant for ZrAl x O y layers allows for the engineering of dielectric layers having a physical thickness in the 10 nm (100 ⁇ ) range, while achieving a t eq of less than 5 nm (50 ⁇ ). From above, it is apparent that a layer containing ZrAl x O y may be attained with a t eq ranging from about 1.5 ⁇ to about 9 ⁇ . Further, an atomic layer deposited ZrAl x O y layer may provide a t eq significantly less than 2 or 3 ⁇ , even less than 1.5 ⁇ .
  • Attainment of a t eq in the thickness range of one to a several monolayers is associated with an interfacial layer between a semiconductor substrate surface and the ZrAl x O y dielectric layer that is exceptionally small or composed of a material having a dielectric constant approaching that of the ZrAl x O y value.
  • the formation of a SiO 2 interfacial layer should be avoided.
  • having a silicon oxide layer or a silicate layer between the substrate and the ZrAl x O y layer can aid in the reduction of leakage current.
  • an interfacial layer of silicon oxide or a silicate is limited to about 5 angstroms.
  • interfacial layer between the substrate and the ZrAl x O y layer.
  • Such an interfacial layer aids in providing a low density of electronic states at the substrate interface, in reducing leakage current, and in providing a diffusion barrier depending on the material forming the interfacial layer.
  • the interfacial layer is limited to less than about 1 nm (10 ⁇ ).
  • an interfacial layer of material having a dielectric constant less than that of the ZrAl x O y layer formed reduces the overall dielectric constant of the effective dielectric layer containing the ZrAl x O y layer and the interfacial layer.
  • Dielectric layers containing ZrAl x O y using embodiments of the present subject matter may be engineered with various structures and compositions including an amorphous structure with an approximate average composition Zr 4 AlO 9 , a uniform distribution of the elements of the oxide through the film with an abrupt interface with a silicon substrate, a dielectric material whose properties are similar to a double oxide, Zr—O and Al—O, without ZrO 2 —AL 2 O 3 present in the dielectric layer, and/or a thin silicon oxide or a silicate interface layer with a thickness significantly less than 1 nm (10 ⁇ ).
  • any micro-roughness associated with thin layers of ZrAl x O y may be due to partial monolayer formation of the dielectric layer across the substrate surface. With some areas of the dielectric layer forming a monolayer in two or three cycles, while another area or region of the layer forms a monolayer in one or two cycles, the surface of the ZrAl x O y dielectric layer may exhibit some micro-roughness. As can be understood by those skilled in the art, particular growth rates and processing conditions for providing a ZrAl x O y dielectric layer with reduced or substantially eliminated micro-roughness may be determined during normal initial testing of the ALD system for processing a ZrAl x O y dielectric layer for a given application without undue experimentation.
  • ZrAl x O y dielectric layers formed by atomic layer deposition may provide not only ultra thin t eq layers, but also layers with relatively low leakage current.
  • ALD processing provides for dielectric layers that provide conformal layering on selected substrate surfaces.
  • Embodiments of processes described above for performing atomic layer deposition of ZrAl x O y are used to precisely control the thickness of the dielectric layer formed, where, in addition to providing an ultra thin t eq , the atomic layer deposition process provides for relatively smooth surfaces and limited interfacial layer formation.
  • these embodiments for ALD processing of ZrAl x O y dielectric layers may be implemented to form transistors, capacitors, memory devices, and other electronic systems including electro-optic devices, microwave devices, and information handling devices. With careful preparation and engineering of the ZrAl x O y layer, limiting the size of interfacial regions, a teq less than about 10 ⁇ for these devices is anticipated.
  • a transistor 100 as depicted in FIG. 1 may be constructed by forming a source region 120 and a drain region 130 in a silicon based substrate 110 where source and drain regions 120 , 130 are separated by a body region 132 .
  • Body region 132 defines a channel having a channel length 134 .
  • a dielectric layer is disposed on substrate 110 formed as a layer containing ZrAl x O y by atomic layer deposition. The resulting ZrAl x O y dielectric layer forms gate dielectric 140 .
  • a gate 150 is formed over gate dielectric 140 .
  • forming gate 150 may include forming a polysilicon layer, though a metal gate may be formed in an alternative process.
  • An interfacial layer 133 formed between gate dielectric 140 and body region 132 is limited to a thickness less than 1 nm (10 ⁇ ). In an embodiment, interfacial layer 133 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between gate 150 and body region 132 .
  • Forming the substrate, the source and drain regions, and the gate is performed using standard processes known to those skilled in the art. Additionally, the sequencing of the various elements of the process for forming a transistor is conducted with standard fabrication processes, also as known to those skilled in the art.
  • FIG. 5A shows an embodiment of a configuration of a transistor 500 having an atomic layer deposited ZrAl x O y dielectric layer.
  • Transistor 500 includes a silicon based substrate 510 with a source 520 and a drain 530 separated by a body region 532 .
  • Body region 532 between source 520 and drain 530 defines a channel region having a channel length 534 .
  • a stack 555 including a gate dielectric 540 , a floating gate 552 , a floating gate dielectric 542 , and a control gate 550 .
  • Gate dielectric 540 may be formed containing atomic layer deposited ZrAl x O y described above with the remaining elements of the transistor 500 formed using processes known to those skilled in the art. Alternately, both gate dielectric 540 and floating gate dielectric 542 may be formed as dielectric layers containing ZrAl x O y in various embodiments as described herein.
  • An interfacial layer 533 formed between gate dielectric 540 and body region 532 is limited to a thickness less than 1 nm (10 ⁇ ). In an embodiment, interfacial layer 533 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between floating gate 552 and body region 532 . In an embodiment with floating gate dielectric 542 formed containing ZrAl x O y , an interfacial layer between floating gate dielectric 542 and floating gate 552 is limited to less than 1 nm (10 ⁇ ) or effectively eliminated.
  • a method includes forming a first conductive layer 570 , forming a dielectric layer 580 containing ZrAl x O y on first conductive layer 570 by atomic layer deposition, and forming a second conductive layer 590 on dielectric layer 580 .
  • An interfacial layer 575 formed between dielectric layer 580 and first conductive layer 570 is limited to a thickness less than 1 nm (10 ⁇ ).
  • interfacial layer 575 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between first conductive layer 570 and second conductive layer 590 .
  • ALD formation of the ZrAl x O y dielectric layer allows the dielectric layer to be engineered within a predetermined composition providing a desired dielectric constant.
  • Transistors, capacitors, and other devices having ZrAl x O y dielectric layers formed by atomic layer deposition using methods described herein may be implemented into memory devices and electronic systems including information handling devices.
  • Such information devices may include wireless systems, telecommunication systems, and computers.
  • An embodiment of a computer having a ZrAl x O y dielectric layer formed by atomic layer deposition using methods described herein is shown in FIGS. 6-8 and described below. While specific types of memory devices and computing devices are shown below, it will be recognized by one skilled in the art that several types of memory devices and electronic systems including information handling devices utilize the present subject matter.
  • a personal computer 600 includes a monitor 601 , keyboard input 602 , and a central processing unit 604 .
  • Central processor unit 604 typically includes microprocessor 706 , memory bus circuit 708 having a plurality of memory slots 712 ( a - n ), and other peripheral circuitry 710 .
  • Peripheral circuitry 710 permits various peripheral devices 724 to interface processor-memory bus 720 over input/output (I/O) bus 722 .
  • the personal computer shown in FIGS. 6 and 7 also includes at least one transistor having a ZrAl x O y dielectric layer formed by atomic layer deposition using methods described herein according to an embodiment of the present subject matter.
  • Microprocessor 706 produces control and address signals to control the exchange of data between memory bus circuit 708 and microprocessor 706 and between memory bus circuit 708 and peripheral circuitry 710 . This exchange of data is accomplished over high speed memory bus 720 and over high speed I/O bus 722 .
  • Coupled to memory bus 720 are pluralities of memory slots 712 ( a - n ), which receive memory devices well known to those skilled in the art.
  • memory slots 712 a - n
  • SIMMs single in-line memory modules
  • DIMMs dual in-line memory modules
  • Page mode operations in a DRAM are defined by the method of accessing a row of a memory cell arrays and randomly accessing different columns of the array. Data stored at the row and column intersection may be read and output while that column is accessed. Page mode DRAMs use access steps, which limit the communication speed of memory circuit 708 .
  • EDO extended data output
  • DDR SDRAM DDR SDRAM
  • SLDRAM Direct RDRAM
  • others such as SRAM or Flash memories.
  • FIG. 8 illustrates a schematic view of an embodiment of a DRAM memory device 800 having an atomic layer deposited ZrAl x O y dielectric layer formed according to an embodiment described herein.
  • Illustrative DRAM memory device 800 is compatible with memory slots 712 ( a - n ).
  • the description of DRAM memory device 800 has been simplified for purposes of illustrating a DRAM memory device and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices may be used in the implementation of embodiments of the present subject matter.
  • the embodiment of a DRAM memory device shown in FIG. 8 includes at least one transistor having a ZrAl x O y dielectric layer formed by atomic layer deposition using methods described herein according to the teachings of the present subject matter.
  • Control, address and data information provided over memory bus 720 is further represented by individual inputs to DRAM 800 , as shown in FIG. 8 . These individual representations are illustrated by data lines 802 , address lines 804 and various discrete lines directed to control logic 806 .
  • DRAM 800 includes memory array 810 , which in turn comprises rows and columns of addressable memory cells. Each memory cell in a row is coupled to a common word line. The word line is coupled to gates of individual transistors, where at least one transistor has a gate coupled to a gate dielectric containing ZrAl x O y formed by atomic layer deposition in accordance with the method and structure previously described above. Additionally, each memory cell in a column is coupled to a common bit line. Each cell in memory array 810 may include a storage capacitor and an access transistor as is conventional in the art.
  • DRAM 800 interfaces with, for example, microprocessor 706 through address lines 804 and data lines 802 .
  • DRAM 800 may interface with a DRAM controller, a micro-controller, a chip set or other electronic system.
  • Microprocessor 706 also provides a number of control signals to DRAM 800 , including but not limited to, row and column address strobe signals RAS and CAS, write enable signal WE, an output enable signal OE and other conventional control signals.
  • Row address buffer 812 and row decoder 814 receive and decode row addresses from row address signals provided on address lines 804 by microprocessor 706 . Each unique row address corresponds to a row of cells in memory array 810 .
  • Row decoder 814 may include a word line driver, an address decoder tree, and circuitry which translates a given row address received from row address buffers 812 and selectively activates the appropriate word line of memory array 810 via the word line drivers.
  • Column address buffer 816 and column decoder 818 receive and decode column address signals provided on address lines 804 .
  • Column decoder 818 also determines when a column is defective and the address of a replacement column.
  • Column decoder 818 is coupled to sense amplifiers 820 .
  • Sense amplifiers 820 are coupled to complementary pairs of bit lines of memory array 810 .
  • Sense amplifiers 820 are coupled to data-in buffer 822 and data-out buffer 824 .
  • Data-in buffers 822 and data-out buffers 824 are coupled to data lines 802 .
  • data lines 802 provide data to data-in buffer 822 .
  • Sense amplifier 820 receives data from data-in buffer 822 and stores the data in memory array 810 as a charge on a capacitor of a cell at an address specified on address lines 804 .
  • DRAM 800 transfers data to microprocessor 706 from memory array 810 .
  • Complementary bit lines for the accessed cell are equilibrated during a precharge operation to a reference voltage provided by an equilibration circuit and a reference voltage supply.
  • the charge stored in the accessed cell is then shared with the associated bit lines.
  • a sense amplifier of sense amplifiers 820 detects and amplifies a difference in voltage between the complementary bit lines.
  • the sense amplifier passes the amplified voltage to data-out buffer 824 .
  • Control logic 806 is used to control the many available functions of DRAM 800 .
  • various control circuits and signals not detailed herein initiate and synchronize DRAM 800 operation as known to those skilled in the art.
  • the description of DRAM 800 has been simplified for purposes of illustrating an embodiment of the present subject matter and is not intended to be a complete description of all the features of a DRAM.
  • CMOS complementary metal-oxide-semiconductor
  • RDRAMs RDRAMs
  • VRAMs and EEPROMs may be used in the implementation of embodiments of the present subject matter.
  • the DRAM implementation described herein is illustrative only and not intended to be exclusive or limiting.
  • a ZrAl x O y dielectric layer formed by atomic layer deposition using methods described herein, provides a reliable dielectric layer having an equivalent oxide thickness thinner than attainable using SiO 2 .
  • Dielectric layers containing atomic layer deposited ZrAl x O y formed using the methods described herein are thermodynamically stable such that the dielectric layers formed will have minimal reactions with a silicon substrate or other structures during processing.
  • Forming ZrAl x O y layers by atomic layer deposition in relatively low processing temperatures allows for ZrAl x O y layers that are amorphous and conformally layered on a substrate surface. Further, the ALD formation of a ZrAl x O y dielectric layer provides for enhanced dielectric and electrical properties relative to those attained with an amorphous SiO x layer.
  • embodiments for the ALD processing of ZrAl x O y layers provide for the formation of interfacial layers between a substrate and a ZrAl x O y layer that is limited to less than about 1 nm ( ⁇ ), where the interfacial layer aids in providing a low density of electronic states at the substrate interface, in reducing leakage current, and in providing a diffusion barrier depending on the material forming the interfacial layer.
  • nm
  • Capacitors, transistors, electro-optic devices, higher level ICs or devices, and electronic systems are constructed utilizing various embodiments of the process for forming a ZrAl x O y dielectric layer having an ultra thin equivalent oxide thickness, t eq .
  • Gate dielectric layers or layers containing atomic layer deposited ZrAl x O y are formed having a dielectric constant substantially higher than that of silicon oxide, where the ZrAl x O y dielectric layers are capable of a t eq thinner than 10 ⁇ , thinner than the expected limit for SiO 2 gate dielectrics.
  • the thinner t eq of these dielectric layers allows for a higher capacitance than SiO 2 gate dielectrics, which provides further effective scaling for microelectronic devices and systems.
  • the physical thickness of the atomic layer deposited ZrAl x O y dielectric layer is much larger than the SiO 2 thickness associated with the t eq limit of SiO 2 . Forming the larger thickness aids in the manufacturing process for gate dielectrics and other dielectric layers.

Abstract

A ZrAlxOy dielectric layer structured as one or more monolayers and a method of fabricating such a dielectric layer produce a reliable dielectric layer having an equivalent oxide thickness thinner than attainable using SiO2. Various embodiments include a ZrAlxOy dielectric film in a variety of electronic arrangements including, but not limited to, capacitors, transistors, memories, and electronic systems.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • The present application is a divisional of U.S. application Ser. No. 10/403,734, filed 31 Mar. 2003, which is herein incorporated by reference in its entirety.
  • This application is related to the following commonly assigned U.S. patent applications, which are herein incorporated by reference in their entirety:
  • U.S. application Ser. No. 10/137,058, entitled: “Atomic Layer Deposition and Conversion,” filed 2 May 2002;
  • U.S. application Ser. No. 10/137,168, entitled: “Methods, Systems, and Apparatus for Atomic-Layer Deposition of Aluminum Oxides in Integrated Circuits,” filed 2 May 2002; and
  • U.S. application Ser. No. 09/797,324, entitled: “Methods, Systems, and Apparatus for Uniform Chemical-Vapor Depositions,” filed 1 Mar. 2001, now issued as U.S. Pat. No. 6,852,167.
  • TECHNICAL FIELD
  • This application relates generally to semiconductor devices and device fabrication and, more particularly, to dielectric layers and their method of fabrication.
  • BACKGROUND
  • The semiconductor device industry has a market driven need to improve speed performance, improve its low static (off-state) power requirements, and adapt to a wide range of power supply and output voltage requirements for its silicon based microelectronic products. In particular, there is continuous pressure to reduce the size of devices such as transistors. The ultimate goal is to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, and memory devices such as dynamic random access memories (DRAMs). The smaller devices are frequently powered by batteries. There is also pressure to reduce the size of the batteries, and to extend the time between battery charges. This forces the industry to not only design smaller transistors, but to design them to operate reliably with lower power supplies.
  • Currently, the semiconductor industry relies on the ability to reduce or scale the dimensions of its basic devices, primarily, the silicon based metal-oxide-semiconductor field effect transistor (MOSFET). A common configuration of such a transistor is shown in FIG. 1. While the following discussion uses FIG. 1 to illustrate a transistor from the prior art, one skilled in the art will recognize that the present subject matter could be incorporated into the transistor shown in FIG. 1 to form a transistor according to the present subject matter. A transistor 100 is fabricated in a substrate 110 that is typically silicon, but could be fabricated from other semiconductor materials as well. Transistor 100 has a source region 120 and a drain region 130. A body region 132 is located between source region 120 and drain region 130, where body region 132 defines a channel of the transistor with a channel length 134. A gate dielectric 140 is located on body region 132 with a gate 150 located over gate dielectric 140. Although gate dielectric 140 may be formed from materials other than oxides, gate dielectric 140 is typically an oxide, and is commonly referred to as a gate oxide. Gate 150 may be fabricated from polycrystalline silicon (polysilicon), or other conducting materials such as metal may be used.
  • In fabricating transistors to be smaller in size and reliably operate on lower power supplies, one design criteria is gate dielectric 140. The mainstay for forming the gate dielectric has been silicon dioxide, SiO2. A thermally grown amorphous SiO2 layer provides an electrically and thermodynamically stable material, where the interface of the SiO2 layer with underlying Si provides a high quality interface as well as superior electrical isolation properties. In typical processing, use of SiO2 on Si has provided defect charge densities on the order of 1010/cm2, midgap interface state densities of approximately 1010/cm2 eV, and breakdown voltages in the range of 15 MV/cm. With such qualities, there would be no apparent need to use a material other than SiO2, but increased scaling and other requirements for gate dielectrics create the need to find other dielectric materials to be used for a gate dielectric.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a configuration of a transistor having a gate dielectric containing atomic layer deposited ZrAlxOy according to various embodiments of the present subject matter.
  • FIG. 2A shows an atomic layer deposition system for processing a dielectric layer containing ZrAlxOy, according to various embodiments of the present subject matter.
  • FIG. 2B shows a gas-distribution fixture of an atomic layer deposition system for processing a dielectric layer containing ZrAlxOy.
  • FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to process a ZrAlxOy dielectric layer by atomic layer deposition.
  • FIG. 4 illustrates a flow diagram of elements for an embodiment of a method to process a dielectric layer containing ZrAlxOy by atomic layer deposition.
  • FIG. 5A shows an embodiment of a configuration of a transistor having an atomic layer deposited ZrAlxOy dielectric layer.
  • FIG. 5B shows an embodiment of a configuration of a capacitor having an atomic layer deposited ZrAlxOy dielectric layer.
  • FIG. 6 shows an embodiment of a personal computer incorporating devices having an atomic layer deposited ZrAlxOy dielectric layer.
  • FIG. 7 illustrates a schematic view of an embodiment of a central processing unit incorporating devices having an atomic layer deposited ZrAlxOy dielectric layer.
  • FIG. 8 illustrates a schematic view of an embodiment of a DRAM memory device having an atomic layer deposited ZrAlxOy dielectric layer.
  • DETAILED DESCRIPTION
  • The following detailed description refers to the accompanying drawings that show, by way of illustration, specific aspects and embodiments in which the present subject matter may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present subject matter. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present subject matter. The various embodiments disclosed herein are not necessarily mutually exclusive, as some disclosed embodiments can be combined with one or more other disclosed embodiments to form new embodiments.
  • The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the present subject matter. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.
  • The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present subject matter is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.
  • A gate dielectric 140 of FIG. 1, when operating in a transistor, has both a physical gate dielectric thickness and an equivalent oxide thickness (teq). The equivalent oxide thickness quantifies the electrical properties, such as capacitance, of a gate dielectric 140 in terms of a representative physical thickness. The equivalent oxide thickness, teq, is defined as the thickness of a theoretical SiO2 layer that would have the same capacitance density as a given dielectric, ignoring leakage current and reliability considerations.
  • A SiO2 layer of thickness, t, deposited on a Si surface as a gate dielectric will have a teq larger than its thickness, t. This teq results from the capacitance in the surface channel on which the SiO2 is deposited due to the formation of a depletion/inversion region. This depletion/inversion region may result in teq being from 3 to 6 Angstroms (Å) larger than the SiO2 thickness, t. Thus, with the semiconductor industry driving to scale the gate dielectric equivalent oxide thickness to under 10 521 , the physical thickness for a SiO2 layer used for a gate dielectric would be need to be approximately 4 to 7 Å.
  • Additional characteristics for a SiO2 layer depend on the gate electrode used in conjunction with the SiO2 gate dielectric. Using a conventional polysilicon gate results in an additional increase in teq for the SiO2 layer. This additional thickness could be eliminated by using a metal gate electrode, though metal gates are not currently used in typical complementary metal-oxide-semiconductor field effect transistor (CMOS) technology. Thus, future devices would be designed towards a physical SiO2 gate dielectric layer of about 5 Å or less. Such a small thickness for a SiO2 oxide layer creates additional problems.
  • Silicon dioxide is used as a gate dielectric, in part, due to its electrical isolation properties in a SiO2—Si based structure. This electrical isolation is due to the relatively large bandgap of SiO2 (8.9 eV) making it a good insulator from electrical conduction. Signification reductions in its bandgap would eliminate it as a material for a gate dielectric. As the thickness of a SiO2 layer decreases, the number of atomic layers, or monolayers of the SiO2 decreases. At a certain thickness, the number of monolayers will be sufficiently small that the SiO2 layer will not have a complete arrangement of atoms as in a larger or bulk layer. As a result of incomplete formation relative to a bulk structure, a thin SiO2 layer of only one or two monolayers will not form a full bandgap. The lack of a full bandgap in a SiO2 gate dielectric could cause an effective short between an underlying Si channel and an overlying polysilicon gate. This undesirable property sets a limit on the physical thickness to which a SiO2 layer may be scaled. The minimum thickness due to this monolayer effect is thought to be about 7-8 Å. Therefore, for future devices to have a teq less than about 10 Å, dielectrics other than SiO2 need to be considered for use as a gate dielectric.
  • For a typical dielectric layer used as a gate dielectric, the capacitance is determined as one for a parallel plate capacitance: C=κε0A/t, where κ is the dielectric constant, ε0 is the permittivity of free space, A is the area of the capacitor, and t is the thickness of the dielectric. The thickness, t, of a material is related to its teq for a given capacitance, with SiO2 having a dielectric constant κox=3.9, as
    t=(κ/κox)t eq=(κ/3.9)t eq.
    Thus, materials with a dielectric constant greater than that of SiO2, 3.9, will have a physical thickness that may be considerably larger than a desired teq, while providing the desired equivalent oxide thickness. For example, an alternate dielectric material with a dielectric constant of 10 could have a thickness of about 25.6 Å to provide a teq of 10 Å, not including any depletion/inversion layer effects. Thus, a reduced teq for transistors may be realized by using dielectric materials with higher dielectric constants than SiO2. The thinner teq for lower transistor operating voltages and smaller transistor dimensions may be realized by a significant number of materials, but additional fabricating characteristics makes determining a suitable replacement for SiO2 difficult.
  • The current view for the microelectronics industry is still for Si based devices. Thus, the gate dielectric employed will grow on a silicon substrate or silicon layer, which places significant restraints on the substitute dielectric material. During the formation of the dielectric on the silicon layer, there exists the possibility that a small layer of SiO2 could be formed in addition to the desired dielectric. The result would effectively be a dielectric layer consisting of two sublayers in parallel with each other and the silicon layer on which the dielectric is formed. In such a case, the resulting capacitance would be that of two dielectrics in series. As a result, the teq of the dielectric layer would be the sum of the SiO2 thickness and a multiplicative factor of the thickness of the dielectric being formed, written as
    t eq =t SiO 2 +(κox/κ)t.
    Thus, if a SiO2 layer is formed in the process, the teq is again limited by a SiO2 layer. Thus, use of a ultra-thin silicon oxide interface layer should be limited to significantly less than ten angstroms. In the event that a barrier layer is formed between the silicon layer and the desired dielectric in which the barrier layer prevents the formation of a SiO2 layer, the teq would be limited by the layer with the lowest dielectric constant. However, whether a single dielectric layer with a high dielectric constant or a barrier layer with a higher dielectric constant than SiO2 is employed, the layer interfacing with the silicon layer must provide a high quality interface to maintain a high channel carrier mobility.
  • One of the advantages for using SiO2 as a gate dielectric has been that the formation of the SiO2 layer results in an amorphous gate dielectric. Having an amorphous structure for a gate dielectric is advantageous because grain boundaries in polycrystalline gate dielectrics provide high leakage paths. Additionally, grain size and orientation changes throughout a polycrystalline gate dielectric may cause variations in the layer's dielectric constant. Many materials having a high dielectric constant relative to SiO2 also have a disadvantage of a crystalline form, at least in a bulk configuration. Thus, the best candidates for replacing SiO2 as a gate dielectric are those with high dielectric constant, a relatively large bandgap, and are able to be fabricated as a thin layer with an amorphous form.
  • Materials such as Ta2O3, TiO2, Al2O3, ZrO2, ZrSixOy, HfSixOy, and barium strontium titanate (BST) have been proposed as replacements for SiO2 as gate dielectric materials. However, application of such materials may depend on characteristics of a dielectric material useful for application as a gate dielectric that include a sharp interface with a silicon substrate, which favours a low density of interface states, a large bandgap that is comparable to that of silicon oxide, a large energy barrier from the conduction band to the Fermi level of the gate electrode used, and physicochemical and structural stability in subsequent device processing procedures.
  • Many materials with high dielectric constant have low bandgaps relative to the bandgap of silicon oxide (8.9 eV). The materials ZrO2 and Al2O3 have dielectric constants of 25 and 9, respectively, and bandgaps of 7.8 eV and 8.7 eV, respectively. See G. D. Wilk et al., Journal of Applied Physics vol. 89: no. 10, pp. 5243-5275 (2001). Thus, a dielectric layer containing ZrAlxOy provides a high dielectric constant and large bandgap characteristics. However, other considerations for selecting the material and method for forming a dielectric layer for use in electronic devices and systems concern the suitability of the material for applications requiring that the dielectric layer have an ultra-thin equivalent oxide thickness, form conformally on a substrate, and/or be engineered to specific thickness and elemental concentrations.
  • Another consideration concerns the roughness of the dielectric layer on a substrate. Surface roughness of the dielectric layer has a significant effect on the electrical properties of the gate oxide, and the resulting operating characteristics of the transistor. Leakage current through a physical 1.0 nm gate oxide has been found to be increased by a factor of 10 for every 0.1 increase in the root-mean-square (RMS) roughness.
  • During a conventional sputtering deposition process stage, particles of the material to be deposited bombard the surface at a high energy. When a particle hits the surface, some particles adhere, and other particles cause damage. High-energy impacts remove body region particles creating pits. The surface of such a deposited layer may have a rough contour due to the rough interface at the body region.
  • In an embodiment, a ZrAlxOy dielectric layer having a substantially smooth surface relative to other processing techniques is formed using atomic layer deposition (ALD). Further, forming a dielectric layer using atomic layer deposition provides for controlling transitions between material layers. Thus, atomic layer deposited ZrAlxOy dielectric layers may have an engineered transition with a substrate surface that has an interfacial SiO2 layer or an interfacial silicate layer substantially limited in thickness to provide an effective dielectric constant for the dielectric layer that is significantly greater than that of a silicon oxide layer. Further, the ALD deposited ZrAlxOy dielectric layers provide conformal coverage on the surfaces on which they are deposited.
  • ALD, also known as atomic layer epitaxy (ALE), was developed in the early 1970's as a modification of chemical vapor deposition (CVD) and is also called “alternatively pulsed-CVD.” In ALD, gaseous precursors are introduced one at a time to the substrate surface mounted within a reaction chamber (or reactor). This introduction of the gaseous precursors takes the form of pulses of each gaseous precursor. Between the pulses, the reaction chamber is purged with a gas, which in many cases is an inert gas, and/or evacuated.
  • In a chemisorption-saturated ALD (CS-ALD) process, during the first pulsing phase, reaction with the substrate occurs with the precursor saturatively chemisorbed at the substrate surface. Subsequent pulsing with a purging gas removes precursor excess from the reaction chamber.
  • The second pulsing phase introduces another precursor on the substrate where the growth reaction of the desired layer takes place. Subsequent to the layer growth reaction, reaction by-products and precursor excess are purged from the reaction chamber. With favourable precursor chemistry where the precursors adsorb and react with each other on the substrate aggressively, one ALD cycle may be performed in less than one second in properly designed flow type reaction chambers. Typically, precursor pulse times range from about 0.5 sec to about 2 to 3 seconds.
  • In ALD, the saturation of all the reaction and purging phases makes the growth self-limiting. This self-limiting growth results in large area uniformity and conformality, which has important applications for such cases as planar substrates, deep trenches, and in the processing of porous silicon and high surface area silica and alumina powders. Thus, ALD provides for controlling layer thickness in a straightforward manner by controlling the number of growth cycles.
  • ALD was originally developed to manufacture luminescent and dielectric layers needed in electroluminescent displays. Significant efforts have been made to apply ALD to the growth of doped zinc sulfide and alkaline earth metal sulfide layers. Additionally, ALD has been studied for the growth of different epitaxial II-V and II-VI layers, nonepitaxial crystalline or amorphous oxide and nitride layers and multilayer structures of these. There also has been considerable interest towards the ALD growth of silicon and germanium layers, but due to the difficult precursor chemistry, this has not been very successful.
  • The precursors used in an ALD process may be gaseous, liquid or solid. However, liquid or solid precursors must be volatile. The vapor pressure must be high enough for effective mass transportation. Also, solid and some liquid precursors need to be heated inside the reaction chamber and introduced through heated tubes to the substrates. The necessary vapor pressure must be reached at a temperature below the substrate temperature to avoid the condensation of the precursors on the substrate. Due to the self-limiting growth mechanisms of ALD, relatively low vapor pressure solid precursors may be used though evaporation rates may somewhat vary during the process because of changes in their surface area.
  • There are several other characteristics for precursors used in ALD. The precursors must be thermally stable at the substrate temperature because their decomposition would destroy the surface control and accordingly the advantages of the ALD method that relies on the reaction of the precursor at the substrate surface. A slight decomposition, if slow compared to the ALD growth, may be tolerated.
  • The precursors have to chemisorb on or react with the surface, though the interaction between the precursor and the surface as well as the mechanism for the adsorption is different for different precursors. The molecules at the substrate surface must react aggressively with the second precursor to form the desired solid layer. Additionally, precursors should not react with the layer to cause etching, and precursors should not dissolve in the layer. Using highly reactive precursors in ALD contrasts with the selection of precursors for conventional CVD.
  • The by-products in the reaction must be gaseous in order to allow their easy removal from the reaction chamber. Further, the by-products should not react or adsorb on the surface.
  • In a reaction sequence ALD (RS-ALD) process, the self-limiting process sequence involves sequential surface chemical reactions. RS-ALD relies on chemistry between a reactive surface and a reactive molecular precursor. In an RS-ALD process, molecular precursors are pulsed into the ALD reaction chamber separately. The metal precursor reaction at the substrate is typically followed by an inert gas pulse to remove excess precursor and by-products from the reaction chamber prior to pulsing the next precursor of the fabrication sequence.
  • By RS-ALD, layers can be layered in equal metered sequences that are all identical in chemical kinetics, deposition per cycle, composition, and thickness. RS-ALD sequences generally deposit less than a full layer per cycle. Typically, a deposition or growth rate of about 0.25 to about 2.00 Å per RS-ALD cycle may be realized.
  • The characteristics of RS-ALD include continuity at an interface, conformality over a substrate, use of low temperature and mildly oxidizing processes, freedom from first wafer effects and chamber dependence, growth thickness dependent solely on the number of cycles performed, and ability to engineer multilayer laminate layers with resolution of one to two monolayers. RS-ALD allows for deposition control on the order on monolayers and the ability to deposit monolayers of amorphous layers.
  • Herein, a sequence refers to the ALD material formation based on an ALD reaction of a precursor or a precursor with its reactant precursor. For example, forming a metal layer from a precursor containing the metal forms an embodiment of a metal sequence. Additionally, forming a layer of metal oxide from a precursor containing the metal and from an oxygen containing precursor as its reactant precursor forms an embodiment of a metal/oxygen sequence, which may be referred to as the metal oxide sequence. A cycle of a metal sequence includes pulsing a precursor containing the metal and pulsing a purging gas for the precursor. Further, a cycle of a metal oxide sequence includes pulsing a precursor containing the metal, pulsing a purging gas for the precursor, pulsing a reactant precursor, and pulsing a purging gas for the reactant precursor. Additionally, a cycle for a compound metal oxide includes pulsing a precursor containing a first metal, pulsing a purging gas for this precursor, pulsing a reactant precursor for the first metal precursor, pulsing a purging gas for the reactant precursor, pulsing a precursor containing a second metal, pulsing a purging gas for this precursor, pulsing a reactant precursor for the second metal precursor, and pulsing a purging gas for this reactant precursor. The order of the metal precursors can depend on the compatibility of the metals with diffusion of atoms through the metal to the underlying substrate. Typically, the order employed limits the amount of unwanted atomic diffusion to the substrate surface.
  • An embodiment for a method for forming a dielectric layer containing zirconium aluminum oxide, ZrAlxOy, by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, pulsing a first precursor containing oxygen, pulsing a precursor containing aluminum, and pulsing a second precursor containing oxygen. In an embodiment, a layer of ZrAlxOy is formed on a substrate by atomic layer deposition with an interfacial layer of silicon oxide or a silicate limited to significantly less than ten angstroms.
  • A dielectric layer containing ZrAlxOy has a larger dielectric constant than silicon dioxide, a relatively small leakage current, and good stability with respect to a silicon based substrate. Such dielectric layers provide a significantly thinner equivalent oxide thickness compared with a silicon oxide layer having the same physical thickness. Alternately, such dielectric layers provide a significantly thicker physical thickness than a silicon oxide layer having the same equivalent oxide thickness. Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric layers containing atomic layer deposited ZrAlxOy, and methods for forming such structures.
  • In an embodiment, a layer of ZrAlxOy is formed on a substrate mounted in a reaction chamber by ALD using precursor gases individually pulsed into the reaction chamber. Alternately, solid or liquid precursors may be used in an appropriately designed reaction chamber.
  • FIG. 2A shows an embodiment of an atomic layer deposition system 200 for processing a dielectric layer containing ZrAlxOy. The elements depicted are those elements necessary for discussion of embodiments of the present subject matter such that those skilled in the art may practice various embodiments of the present subject matter without undue experimentation. A further discussion of the ALD reaction chamber can be found in co-pending, commonly assigned U.S. patent application: entitled “Methods, Systems, and Apparatus for Uniform Chemical-Vapor Depositions,” Ser. No. 09/797,324, filed 1 Mar. 2001, incorporated herein by reference.
  • In FIG. 2A, a substrate 210 is located inside a reaction chamber 220 of ALD system 200. Also located within reaction chamber 220 is a heating element 230, which is thermally coupled to substrate 210 to control the substrate temperature. A gas-distribution fixture 240 introduces precursor gases to the substrate 210. Each precursor gas originates from individual gas sources 251-254 whose flow is controlled by mass-flow controllers 256-259, respectively. Each gas source, 251-254, provides a precursor gas either by storing the precursor as a gas or by providing a location and apparatus for evaporating a solid or liquid material to form the selected precursor gas. Furthermore, additional gas sources may be included, one for each metal precursor employed and one for each reactant precursor associated with each metal precursor.
  • Also included in the ALD system are purging gas sources 261, 262, each of which is coupled to mass- flow controllers 266, 267, respectively. Furthermore, additional purging gas sources may be constructed in ALD system 200, one purging gas source for each precursor gas. For a process that uses the same purging gas for multiple precursor gases less purging gas sources are used in ALD system 200.
  • Gas sources 251-254 and purging gas sources 261-262 are coupled by their associated mass-flow controllers to a common gas line or conduit 270, which is coupled to the gas-distribution fixture 240 inside reaction chamber 220. Gas conduit 270 is also coupled to vacuum pump, or exhaust pump, 281 by mass-flow controller 286 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from gas conduit 270.
  • Vacuum pump, or exhaust pump, 282 is coupled by mass-flow controller 287 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from reaction chamber 220. For convenience, control displays, mounting apparatus, temperature sensing devices, substrate maneuvering apparatus, and necessary electrical connections as are known to those skilled in the art are not shown in FIG. 2A.
  • FIG. 2B shows an embodiment of a gas-distribution fixture 240 of atomic layer deposition system 200 for processing a dielectric layer containing ZrAlxOy. Gas-distribution fixture 240 includes a gas-distribution member 242, and a gas inlet 244. Gas inlet 244 couples gas-distribution member 242 to gas conduit 270 of FIG. 2A. Gas-distribution member 242 includes gas-distribution holes, or orifices, 246 and gas-distribution channels 248. In the illustrated embodiment, holes 246 are substantially circular with a common diameter in the range of 15-20 microns, gas-distribution channels 248 have a common width in the range of 20-45 microns. The surface 249 of gas distribution member 242 having gas-distribution holes 246 is substantially planar and parallel to substrate 210 of FIG. 2A. However, other embodiments use other surface forms as well as shapes and sizes of holes and channels. The distribution and size of holes may also affect deposition thickness and thus might be used to assist thickness control. Holes 246 are coupled through gas-distribution channels 248 to gas inlet 244. Though ALD system 200 is well suited for practicing the present subject matter, other ALD systems commercially available may be used.
  • Those of ordinary skill in the art of semiconductor fabrication understand the use, construction and fundamental operation of reaction chambers for deposition of material layers. Embodiments of the present subject matter may be practiced on a variety of such reaction chambers without undue experimentation. Furthermore, one of ordinary skill in the art will comprehend the necessary detection, measurement, and control techniques in the art of semiconductor fabrication upon reading the disclosure.
  • The elements of ALD system 200 may be controlled by a computer. To focus on the use of ALD system 200 in the various embodiments of the present subject matter, the computer is not shown. Those skilled in the art can appreciate that the individual elements such as pressure control, temperature control, and gas flow within ALD system 200 may be under computer control. In an embodiment, a computer executes instructions stored in a computer readable medium to accurately control the integrated functioning of the elements of ALD system 200 to form a dielectric layer containing ZrAlxOy.
  • FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to process a ZrAlxOy dielectric layer by atomic layer deposition. This embodiment to form ZrAlxOy by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, at block 310, pulsing a first precursor containing oxygen, at block 320, pulsing a precursor containing aluminum, at block 330, and pulsing a second precursor containing oxygen, at block 340. In an embodiment, pulsing a precursor containing zirconium onto a substrate, at block 310 and pulsing a first precursor containing oxygen, at block 320, is performed with a single precursor containing zirconium and oxygen. In an embodiment, pulsing a precursor containing aluminum, at block 330, and pulsing a second precursor containing oxygen, at block 340, is performed with a single precursor containing aluminum and oxygen. In an embodiment, an interface layer formed between the substrate and the ZrAlxOy layer is limited to less than about 1 nm (10 angstroms). In an embodiment, the ZrAlxOy layer contains Zr4AlO9. In an embodiment, an interface layer formed between the substrate and the ZrAlxOy layer includes silicon oxide or a silicate limited to less than about 1 nm (10 angstroms).
  • Performing each atomic layer deposition includes pulsing one or more precursors into a reaction chamber for a predetermined period. The predetermined period is individually controlled for each precursor pulsed into the reaction chamber. Further the substrate is maintained at a selected temperature for each pulsing of a precursor, where the selected temperature is set independently for pulsing each precursor. Additionally, each precursor may be pulsed into the reaction under separate environmental conditions. Appropriate temperatures and pressures are maintained dependent on the nature of the precursor, whether the precursor is a single precursor or a mixture of precursors.
  • Using atomic layer deposition, the pulsing of the precursor gases is separated by purging the reaction chamber with a purging gas following each pulsing of a precursor. In an embodiment, nitrogen gas is used as the purging gas following the pulsing of each precursor used in a cycle to form a layer of ZrAlxOy. Additionally, the reaction chamber may also be purged by evacuating the reaction chamber.
  • FIG. 4 illustrates a flow diagram of elements for an embodiment of a method to process a dielectric layer containing ZrAlxOy by atomic layer deposition. This embodiment may be implemented with the atomic layer deposition system 200 of FIG. 2A, B.
  • At block 405, substrate 210 is prepared. The substrate used for forming a transistor is typically a silicon or silicon containing material. In other embodiments, germanium, gallium arsenide, silicon-on-sapphire substrates, or other suitable substrates may be used. This preparation process may include cleaning of substrate 210 and forming layers and regions of the substrate, such as drains and sources of a metal oxide semiconductor (MOS) transistor, prior to forming a gate dielectric. In an embodiment, the substrate is cleaned to provide an initial substrate depleted of its native oxide. In an embodiment, the initial substrate is cleaned to provide a hydrogen-terminated surface. In an embodiment, a silicon substrate undergoes a final hydrofluoric acid, HF, rinse prior to ALD processing to provide the silicon substrate with a hydrogen-terminated surface without a native silicon oxide layer.
  • In an embodiment, substrate 210 is prepared as a chemical oxide-terminated silicon surface prior to forming the ZrAlxOy dielectric layer by atomic layer deposition. This preparation allows for forming an interface layer of about five angstroms to provide a structure that aids in reducing the leakage current through the dielectric layer.
  • The sequencing of the formation of the regions of the transistor being processed follows typical sequencing that is generally performed in the fabrication of a MOS transistor as is well known to those skilled in the art. Included in the processing is the masking of substrate regions to be protected during the gate dielectric formation, as is typically performed in MOS fabrication. In this embodiment, the unmasked region may include a body region of a transistor; however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Additionally, substrate 210 in its ready for processing form is conveyed into a position in reaction chamber 220 for ALD processing.
  • At block 410, a zirconium-containing precursor is pulsed into reaction chamber 220. In an embodiment, ZrCl4 is used as a precursor. In another embodiment, ZrI4 is used as a precursor. The ZrCl4 precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210. Mass-flow controller 256 regulates the flow of the ZrCl4 from gas source 251. In an embodiment, the substrate temperature is maintained at about 180° C. In another embodiment, the substrate temperature is maintained between about 300° C. and about 500° C. The ZrCl4 reacts with the surface of the substrate 210 in the desired region defined by the unmasked areas of the substrate 210.
  • At block 415, a first purging gas is pulsed into reaction chamber 220. In an embodiment, nitrogen with a purity of about 99.999% is used as a purging gas. Mass-flow controller 266 regulates the nitrogen flow from the purging gas source 261 into the gas conduit 270. Using the pure nitrogen purge avoids overlap of the precursor pulses and possible gas phase reactions.
  • A first oxygen-containing precursor is pulsed onto substrate 210, at block 420. In an embodiment, water vapor (H2O) is used as a precursor. In another embodiment, H2O2 is used as a precursor. In another embodiment, an H2O—H2O2 mixture is used as a precursor. The water vapor precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210. Mass-flow controller 257 regulates the flow of the water vapor from gas source 252. In an embodiment, the substrate temperature is maintained at about 180° C. In another embodiment, the substrate temperature is maintained between about 300° C. and about 500° C. The water vapor reacts with at the surface of substrate 210 in the desired region defined by the unmasked areas of the substrate 210.
  • After pulsing the first oxygen-containing precursor, a second purging gas is pulsed, at block, 425. In an embodiment, nitrogen is used as the second purging gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of reaction chamber 220 using vacuum pump 282 through mass-flow controller 287, and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286.
  • In an embodiment using a ZrCl4/H2O vapor sequence, the substrate is held between about 300° C. and about 500° C. by the heating element 230. The ZrCl4 pulse time ranges from about 0.2 sec to above 1.0 sec. After the ZrCL4 pulse, the zirconium/water vapor sequence continues with a purge pulse followed by a H2O pulse followed by a purge pulse. In an embodiment, the H2O vapor pulse time may range from about 0.2 sec to above 1.0 sec, and the ZrCl4 and the H2O vapor purging pulse times are each range from about 0.2 sec to about 4.0 sec.
  • In an embodiment using a ZrI4/H2O—H2O2 vapor sequence, the substrate is held between about 230° C. and about 500° C. by the heating element 230 with reaction chamber 220 held at about 250 Pa. In an embodiment, the ZrI4 pulse time is about 2.0 sec. After the ZrI4 pulse, the ZrI4/H2O—H2O2 vapor sequence continues with a purge pulse followed by an H2O-H2O2 vapor pulse followed by a purge pulse. In an embodiment, the H2O-H2O2 vapor pulse time is about 2.0 sec, and the ZrI4 and the H2O—H2O2 vapor purging pulse times are each at about 2.0 sec.
  • After pulsing the second purging gas, an aluminum-containing precursor is pulsed into reaction chamber 220, at block 430. In an embodiment, the aluminum-containing precursor is trimethylaluminum (TMA), Al(CH3)3. In another embodiment, the aluminum-containing precursor is DMEAA, an adduct of alane (AlH3) and dimethylehtylamine {N(CH3)2(C2H5)}. The trimethylaluminum precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210. Mass-flow controller 258 regulates the flow of the trimethylaluminum from gas source 253. In an embodiment, the substrate temperature is maintained between about 300° C. and about 500° C. The trimethylaluminum aggressively reacts at the current surface of substrate 210.
  • At block 435, a third purging gas is introduced into the system. Nitrogen gas may also be used as a purging and carrier gas. The nitrogen flow is controlled by mass-flow controller 267 from the purging gas source 262 into the gas conduit 270 and subsequently into reaction chamber 220. In another embodiment, argon gas may be used as the purging gas.
  • A second oxygen-containing precursor is pulsed on substrate 210, at block 440. In an embodiment, water vapor (H2O) is used as a precursor. In another embodiment, H2O2 is used as a precursor. In another embodiment, an H2O—H2O2 mixture is used as a precursor. The water vapor precursor is pulsed into reaction chamber 220 through the gas-distribution fixture 240 on substrate 210. Mass-flow controller 259 regulates the flow of the water vapor from gas source 254. The water vapor reacts aggressively at the current surface of substrate 210.
  • After pulsing the second oxygen-containing precursor, a fourth purging gas is pulsed, at block, 445. In an embodiment, nitrogen is used as the second purging gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of reaction chamber 220 using vacuum pump 282 through mass-flow controller 287, and exhausting of the gas conduit 270 by the vacuum pump 281 through mass-flow controller 286. With the conclusion of the fourth purging gas pulse, a cycle forming atomic layer deposited ZrAlxOy is completed.
  • During the TMA/water vapor sequence, the substrate is held between about 350° C. and about 450° C. by the heating element 230. The process pressure is maintained at about 230 mTorr during the pulsing of the precursor gases and at about 200 mTorr for the purging gases. Pulse times for the TMA and the water vapor were about 1 sec for both precursors, with purging pulse times of about 15 s.
  • As an alternate aluminum sequence, a DMEAA/oxygen sequence can be employed rather than the TMA/water vapor sequence with the substrate held between about 100° C. and about 125° C. by the heating element 230. In an embodiment, the substrate is held at about 350° C. during the DMEAA/oxygen sequence. The process pressure during the DMEAA/oxygen sequence is maintained at about 30 mTorr.
  • At block 450, a determination is made as to whether a desired number of cycles has been performed, that is, whether the number of completed cycles is equal to a predetermined number. The predetermined number corresponds to a predetermined thickness for the ALD ZrAlxOy dielectric layer. If the number of completed cycles is less than the predetermined number, the zirconium-containing precursor is pulsed into reaction chamber 220, at block 410, and the process continues. If the total number of cycles to form the desired thickness has been completed, the dielectric layer containing ZrAlxOy may be annealed. To avoid the diffusion of oxygen during annealing to the semiconductor substrate surface, any annealing may be performed in an oxygen-free environment for short periods of time. An embodiment of an annealing environment may include a nitrogen atmosphere. In addition to limiting or avoiding oxygen diffusion to the semiconductor substrate, the relatively low temperatures employed by atomic layer deposition of a ZrAlxOy dielectric layer allows for the formation of an amorphous ZrAlxOy dielectric layer.
  • The thickness of a ZrAlxOy layer is determined by a fixed growth rate for the pulsing periods and precursors used, set at a value such as N nm/cycle. For a desired ZrAlxOy layer thickness, t, in an application such as forming a gate dielectric of a MOS transistor, the ALD process is repeated for t/N total cycles. Once the t/N cycles have completed, no further ALD processing for ZrAlxOy is performed. In an embodiment, ALD processing provides for the engineering of a dielectric layer containing ZrAlxOy having a dielectric constant in the range from about 9 to about 25.
  • At block 455, after forming the ZrAlxOy, processing the device having the dielectric layer containing ZrAlxOy is completed. In an embodiment, completing the device includes completing the formation of a transistor. In an embodiment, completing the device includes completing the formation of a capacitor. Alternately, completing the process includes completing the construction of a memory device having an array with access transistors formed with gate dielectrics containing atomic layer deposited ZrAlxOy. In an embodiment, completing the process includes the formation of an electronic system including an information handling device that uses electronic devices with transistors formed with dielectric layers containing atomic layer deposited ZrAlxOy. Typically, information handling devices such as computers include many memory devices, having many access transistors.
  • Upon reading and comprehending this disclosure, it can be appreciated by those skilled in the art that the elements of a method for forming an atomic layer deposited ZrAlxOy layer in the embodiment of FIG. 4 may be performed under various other environmental conditions, including various pressures and temperatures, and pulse periods depending on the ZrAlxOy layer to be formed for a given application and the system used to fabricate the ZrAlxOy layer. Determination of the environmental conditions, precursors used, purging gases employed, and pulse periods for the precursors and purging gases may be made without undue experimentation.
  • Atomic layer deposition of a ZrAlxOy dielectric layer may be processed in an atomic layer deposition system such as ALD system 200 under computer control to perform various embodiments, and operated under computer-executable instructions to perform these embodiments. In an embodiment, a computerized method and the computer-executable instructions for a method for forming a ZrAlxOy dielectric layer by atomic layer deposition includes pulsing a precursor containing zirconium onto a substrate, pulsing a first precursor containing oxygen, pulsing a precursor containing aluminum, and pulsing a second precursor containing oxygen. In an embodiment, pulsing the precursor containing zirconium and pulsing the first precursor containing oxygen includes pulsing a precursor containing both zirconium and oxygen in one pulsing process. In an embodiment, pulsing the precursor containing aluminum and pulsing the second precursor containing oxygen includes pulsing a precursor containing both aluminum and oxygen in one pulsing process.
  • In an embodiment, a computerized method and the computer-executable instructions for a method for forming a ZrAlxOy dielectric layer include forming the ZrAlxOy dielectric layer by atomic layer deposition, where each precursor is pulsed into a reaction chamber for a predetermined period. The predetermined period is individually controlled for each precursor pulsed into the reaction chamber. Further, the substrate may be maintained at a selected temperature for each pulsing of a precursor, where the selected temperature is set independently for pulsing each precursor. In addition, each pulsing of a precursor is followed by purging the reaction chamber with a purging gas.
  • In an embodiment, a computerized method and the computer-executable instructions for a method for forming a dielectric layer include regulating the deposition of zirconium, aluminum, and oxygen to form a dielectric layer having a dielectric constant in the range from about 9 to about 25.
  • In an embodiment, a computerized method and the computer-executable instructions for a method for forming a dielectric layer containing ZrAlxOy include controlling an environment of a reaction chamber. Additionally, the computerized method controls the pulsing of purging gases, one for each precursor gas and pulsing each purging gas after pulsing the associated precursor gas. Using a computer to control parameters for growing the ZrAlxOy dielectric layer provides for processing the ZrAlxOy dielectric layer over a wide range of parameters allowing for the determination of an optimum parameter set for the ALD system used. The computer-executable instructions may be provided in any computer-readable medium. Such computer-readable medium may include, but is not limited to, floppy disks, diskettes, hard disks, CD-ROMS, flash ROMS, nonvolatile ROM, and RAM.
  • An embodiment of this method may be realized using ALD system 200 of FIG. 2A, where the controls for the individual elements of ALD system 200 are coupled to a computer, not shown in FIG. 2A. The computer provides control of the operation for processing a ZrAlxOy dielectric layer by regulating the flow of precursor gases into reaction chamber 220. The computer controls the flow rate of precursor gases and the pulsing periods for these gases by controlling mass-flow controllers 256-259. Additionally, the computer controls the temperature of gas sources 251-254. Further, the pulse period and flow of purging gases from purging gas sources 261, 262 is regulated through computer control of mass- flow controllers 266, 267, respectively.
  • The computer also regulates the environment of reactor chamber 220 in which a dielectric layer is being formed on substrate 210. The computer regulates the pressure in reaction chamber 220 within a predetermined pressure range by controlling vacuum pumps 281, 282 through mass- flow controllers 286, 287, respectively. The computer also regulates the temperature range for substrate 210 within a predetermined range by controlling heater 230.
  • For convenience, the individual control lines to elements of ALD 200, as well as a computer, are not shown in FIG. 2A. The above description of the computer control in conjunction with FIG. 2A provides information for those skilled in the art to practice embodiments for forming a dielectric layer containing ZrAlxOy using a computerized method as described herein.
  • The embodiments described herein provide a process for growing a ZrAlxOy dielectric layer having a wide range of useful equivalent oxide thickness, teq, associated with a dielectric constant in the range from about 9 to about 25. The teq range in accordance with embodiments of the present subject matter are shown in the following:
    Physical Physical Physical Physical
    Thickness Thickness Thickness Thickness
    t = 1.0 nm t = 2.0 nm t = 5.0 nm t = 10.0 nm
    (10 Å) (20 Å) (50 Å) (100 Å)
    κ teq (Å) teq (Å) teq (Å) teq (Å)
    9 4.33 8.67 21.67 43.33
    12 3.25 6.50 16.25 32.50
    15 2.60 5.20 13.00 26.00
    20 1.95 3.90 9.75 19.50
    25 1.56 3.12 7.80 15.60
  • The relatively large dielectric constant for ZrAlxOy layers allows for the engineering of dielectric layers having a physical thickness in the 10 nm (100 Å) range, while achieving a teq of less than 5 nm (50 Å). From above, it is apparent that a layer containing ZrAlxOy may be attained with a teq ranging from about 1.5 Å to about 9 Å. Further, an atomic layer deposited ZrAlxOy layer may provide a teq significantly less than 2 or 3 Å, even less than 1.5 Å.
  • Attainment of a teq in the thickness range of one to a several monolayers is associated with an interfacial layer between a semiconductor substrate surface and the ZrAlxOy dielectric layer that is exceptionally small or composed of a material having a dielectric constant approaching that of the ZrAlxOy value. To obtain the smallest possible teq, the formation of a SiO2 interfacial layer should be avoided. However, having a silicon oxide layer or a silicate layer between the substrate and the ZrAlxOy layer can aid in the reduction of leakage current. In an embodiment, an interfacial layer of silicon oxide or a silicate is limited to about 5 angstroms. In an embodiment, other materials can be used to form an interfacial layer between the substrate and the ZrAlxOy layer. Such an interfacial layer aids in providing a low density of electronic states at the substrate interface, in reducing leakage current, and in providing a diffusion barrier depending on the material forming the interfacial layer. In an embodiment, the interfacial layer is limited to less than about 1 nm (10 Å). However, an interfacial layer of material having a dielectric constant less than that of the ZrAlxOy layer formed reduces the overall dielectric constant of the effective dielectric layer containing the ZrAlxOy layer and the interfacial layer.
  • Dielectric layers containing ZrAlxOy using embodiments of the present subject matter may be engineered with various structures and compositions including an amorphous structure with an approximate average composition Zr4AlO9, a uniform distribution of the elements of the oxide through the film with an abrupt interface with a silicon substrate, a dielectric material whose properties are similar to a double oxide, Zr—O and Al—O, without ZrO2—AL2O3 present in the dielectric layer, and/or a thin silicon oxide or a silicate interface layer with a thickness significantly less than 1 nm (10 Å).
  • Any micro-roughness associated with thin layers of ZrAlxOy may be due to partial monolayer formation of the dielectric layer across the substrate surface. With some areas of the dielectric layer forming a monolayer in two or three cycles, while another area or region of the layer forms a monolayer in one or two cycles, the surface of the ZrAlxOy dielectric layer may exhibit some micro-roughness. As can be understood by those skilled in the art, particular growth rates and processing conditions for providing a ZrAlxOy dielectric layer with reduced or substantially eliminated micro-roughness may be determined during normal initial testing of the ALD system for processing a ZrAlxOy dielectric layer for a given application without undue experimentation.
  • Further, ZrAlxOy dielectric layers formed by atomic layer deposition may provide not only ultra thin teq layers, but also layers with relatively low leakage current. In addition to using ALD to provide precisely engineered layer thicknesses with engineered dielectric constants, good breakdown electric field properties, and relatively low leakage currents, ALD processing provides for dielectric layers that provide conformal layering on selected substrate surfaces.
  • Embodiments of processes described above for performing atomic layer deposition of ZrAlxOy are used to precisely control the thickness of the dielectric layer formed, where, in addition to providing an ultra thin teq, the atomic layer deposition process provides for relatively smooth surfaces and limited interfacial layer formation. Additionally, these embodiments for ALD processing of ZrAlxOy dielectric layers may be implemented to form transistors, capacitors, memory devices, and other electronic systems including electro-optic devices, microwave devices, and information handling devices. With careful preparation and engineering of the ZrAlxOy layer, limiting the size of interfacial regions, a teq less than about 10 Å for these devices is anticipated.
  • A transistor 100 as depicted in FIG. 1 may be constructed by forming a source region 120 and a drain region 130 in a silicon based substrate 110 where source and drain regions 120, 130 are separated by a body region 132. Body region 132 defines a channel having a channel length 134. A dielectric layer is disposed on substrate 110 formed as a layer containing ZrAlxOy by atomic layer deposition. The resulting ZrAlxOy dielectric layer forms gate dielectric 140.
  • A gate 150 is formed over gate dielectric 140. Typically, forming gate 150 may include forming a polysilicon layer, though a metal gate may be formed in an alternative process. An interfacial layer 133 formed between gate dielectric 140 and body region 132 is limited to a thickness less than 1 nm (10 Å). In an embodiment, interfacial layer 133 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between gate 150 and body region 132. Forming the substrate, the source and drain regions, and the gate is performed using standard processes known to those skilled in the art. Additionally, the sequencing of the various elements of the process for forming a transistor is conducted with standard fabrication processes, also as known to those skilled in the art.
  • The method for forming an atomic layer deposited ZrAlxOy in various embodiments may be applied to other transistor structures having dielectric layers. FIG. 5A shows an embodiment of a configuration of a transistor 500 having an atomic layer deposited ZrAlxOy dielectric layer. Transistor 500 includes a silicon based substrate 510 with a source 520 and a drain 530 separated by a body region 532. Body region 532 between source 520 and drain 530 defines a channel region having a channel length 534. Located above body region 532 is a stack 555 including a gate dielectric 540, a floating gate 552, a floating gate dielectric 542, and a control gate 550. Gate dielectric 540 may be formed containing atomic layer deposited ZrAlxOy described above with the remaining elements of the transistor 500 formed using processes known to those skilled in the art. Alternately, both gate dielectric 540 and floating gate dielectric 542 may be formed as dielectric layers containing ZrAlxOy in various embodiments as described herein. An interfacial layer 533 formed between gate dielectric 540 and body region 532 is limited to a thickness less than 1 nm (10 Å). In an embodiment, interfacial layer 533 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between floating gate 552 and body region 532. In an embodiment with floating gate dielectric 542 formed containing ZrAlxOy, an interfacial layer between floating gate dielectric 542 and floating gate 552 is limited to less than 1 nm (10 Å) or effectively eliminated.
  • The embodiments of methods for forming ZrAlxOy dielectric layers may also be applied to forming capacitors in various integrated circuits, memory devices, and electronic systems. In an embodiment for forming a capacitor 560 illustrated in FIG. 5B, a method includes forming a first conductive layer 570, forming a dielectric layer 580 containing ZrAlxOy on first conductive layer 570 by atomic layer deposition, and forming a second conductive layer 590 on dielectric layer 580. An interfacial layer 575 formed between dielectric layer 580 and first conductive layer 570 is limited to a thickness less than 1 nm (10 Å). In an embodiment, interfacial layer 575 is eliminated or reduced to a thickness that can not be measured or determined to have a significant effect on the dielectric constant of the region between first conductive layer 570 and second conductive layer 590. ALD formation of the ZrAlxOy dielectric layer allows the dielectric layer to be engineered within a predetermined composition providing a desired dielectric constant.
  • Transistors, capacitors, and other devices having ZrAlxOy dielectric layers formed by atomic layer deposition using methods described herein may be implemented into memory devices and electronic systems including information handling devices. Such information devices may include wireless systems, telecommunication systems, and computers. An embodiment of a computer having a ZrAlxOy dielectric layer formed by atomic layer deposition using methods described herein is shown in FIGS. 6-8 and described below. While specific types of memory devices and computing devices are shown below, it will be recognized by one skilled in the art that several types of memory devices and electronic systems including information handling devices utilize the present subject matter.
  • A personal computer 600, as shown in FIGS. 6 and 7, includes a monitor 601, keyboard input 602, and a central processing unit 604. Central processor unit 604 typically includes microprocessor 706, memory bus circuit 708 having a plurality of memory slots 712(a-n), and other peripheral circuitry 710. Peripheral circuitry 710 permits various peripheral devices 724 to interface processor-memory bus 720 over input/output (I/O) bus 722. The personal computer shown in FIGS. 6 and 7 also includes at least one transistor having a ZrAlxOy dielectric layer formed by atomic layer deposition using methods described herein according to an embodiment of the present subject matter.
  • Microprocessor 706 produces control and address signals to control the exchange of data between memory bus circuit 708 and microprocessor 706 and between memory bus circuit 708 and peripheral circuitry 710. This exchange of data is accomplished over high speed memory bus 720 and over high speed I/O bus 722.
  • Coupled to memory bus 720 are pluralities of memory slots 712(a-n), which receive memory devices well known to those skilled in the art. For example, single in-line memory modules (SIMMs) and dual in-line memory modules (DIMMs) may be used in the implementation of an embodiment of the present subject matter.
  • These memory devices may be produced in a variety of designs that provide different methods of reading from and writing to the dynamic memory cells of memory slots 712. One such method is the page mode operation. Page mode operations in a DRAM are defined by the method of accessing a row of a memory cell arrays and randomly accessing different columns of the array. Data stored at the row and column intersection may be read and output while that column is accessed. Page mode DRAMs use access steps, which limit the communication speed of memory circuit 708.
  • An alternate type of device is the extended data output (EDO) memory, which allows data stored at a memory array address to be available as output after the addressed column has been closed. This memory may increase some communication speeds by allowing shorter access signals without reducing the time in which memory output data is available on memory bus 720. Other alternative types of devices include SDRAM, DDR SDRAM, SLDRAM and Direct RDRAM as well as others such as SRAM or Flash memories.
  • FIG. 8 illustrates a schematic view of an embodiment of a DRAM memory device 800 having an atomic layer deposited ZrAlxOy dielectric layer formed according to an embodiment described herein. Illustrative DRAM memory device 800 is compatible with memory slots 712(a-n). The description of DRAM memory device 800 has been simplified for purposes of illustrating a DRAM memory device and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices may be used in the implementation of embodiments of the present subject matter. The embodiment of a DRAM memory device shown in FIG. 8 includes at least one transistor having a ZrAlxOy dielectric layer formed by atomic layer deposition using methods described herein according to the teachings of the present subject matter.
  • Control, address and data information provided over memory bus 720 is further represented by individual inputs to DRAM 800, as shown in FIG. 8. These individual representations are illustrated by data lines 802, address lines 804 and various discrete lines directed to control logic 806.
  • As is well known in the art, DRAM 800 includes memory array 810, which in turn comprises rows and columns of addressable memory cells. Each memory cell in a row is coupled to a common word line. The word line is coupled to gates of individual transistors, where at least one transistor has a gate coupled to a gate dielectric containing ZrAlxOy formed by atomic layer deposition in accordance with the method and structure previously described above. Additionally, each memory cell in a column is coupled to a common bit line. Each cell in memory array 810 may include a storage capacitor and an access transistor as is conventional in the art.
  • DRAM 800 interfaces with, for example, microprocessor 706 through address lines 804 and data lines 802. Alternatively, DRAM 800 may interface with a DRAM controller, a micro-controller, a chip set or other electronic system. Microprocessor 706 also provides a number of control signals to DRAM 800, including but not limited to, row and column address strobe signals RAS and CAS, write enable signal WE, an output enable signal OE and other conventional control signals.
  • Row address buffer 812 and row decoder 814 receive and decode row addresses from row address signals provided on address lines 804 by microprocessor 706. Each unique row address corresponds to a row of cells in memory array 810. Row decoder 814 may include a word line driver, an address decoder tree, and circuitry which translates a given row address received from row address buffers 812 and selectively activates the appropriate word line of memory array 810 via the word line drivers.
  • Column address buffer 816 and column decoder 818 receive and decode column address signals provided on address lines 804. Column decoder 818 also determines when a column is defective and the address of a replacement column. Column decoder 818 is coupled to sense amplifiers 820. Sense amplifiers 820 are coupled to complementary pairs of bit lines of memory array 810.
  • Sense amplifiers 820 are coupled to data-in buffer 822 and data-out buffer 824. Data-in buffers 822 and data-out buffers 824 are coupled to data lines 802. During a write operation, data lines 802 provide data to data-in buffer 822. Sense amplifier 820 receives data from data-in buffer 822 and stores the data in memory array 810 as a charge on a capacitor of a cell at an address specified on address lines 804.
  • During a read operation, DRAM 800 transfers data to microprocessor 706 from memory array 810. Complementary bit lines for the accessed cell are equilibrated during a precharge operation to a reference voltage provided by an equilibration circuit and a reference voltage supply. The charge stored in the accessed cell is then shared with the associated bit lines. A sense amplifier of sense amplifiers 820 detects and amplifies a difference in voltage between the complementary bit lines. The sense amplifier passes the amplified voltage to data-out buffer 824.
  • Control logic 806 is used to control the many available functions of DRAM 800. In addition, various control circuits and signals not detailed herein initiate and synchronize DRAM 800 operation as known to those skilled in the art. As stated above, the description of DRAM 800 has been simplified for purposes of illustrating an embodiment of the present subject matter and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices, including but not limited to, SDRAMs, SLDRAMs, RDRAMs and other DRAMs and SRAMs, VRAMs and EEPROMs, may be used in the implementation of embodiments of the present subject matter. The DRAM implementation described herein is illustrative only and not intended to be exclusive or limiting.
  • A ZrAlxOy dielectric layer, formed by atomic layer deposition using methods described herein, provides a reliable dielectric layer having an equivalent oxide thickness thinner than attainable using SiO2. Dielectric layers containing atomic layer deposited ZrAlxOy formed using the methods described herein are thermodynamically stable such that the dielectric layers formed will have minimal reactions with a silicon substrate or other structures during processing.
  • Forming ZrAlxOy layers by atomic layer deposition in relatively low processing temperatures allows for ZrAlxOy layers that are amorphous and conformally layered on a substrate surface. Further, the ALD formation of a ZrAlxOy dielectric layer provides for enhanced dielectric and electrical properties relative to those attained with an amorphous SiOx layer. Additionally, embodiments for the ALD processing of ZrAlxOy layers provide for the formation of interfacial layers between a substrate and a ZrAlxOy layer that is limited to less than about 1 nm (Å), where the interfacial layer aids in providing a low density of electronic states at the substrate interface, in reducing leakage current, and in providing a diffusion barrier depending on the material forming the interfacial layer. These properties of ZrAlxOy dielectric layers allow for application as dielectric layers in numerous devices and systems.
  • Capacitors, transistors, electro-optic devices, higher level ICs or devices, and electronic systems are constructed utilizing various embodiments of the process for forming a ZrAlxOy dielectric layer having an ultra thin equivalent oxide thickness, teq. Gate dielectric layers or layers containing atomic layer deposited ZrAlxOy are formed having a dielectric constant substantially higher than that of silicon oxide, where the ZrAlxOy dielectric layers are capable of a teq thinner than 10 Å, thinner than the expected limit for SiO2 gate dielectrics. The thinner teq of these dielectric layers allows for a higher capacitance than SiO2 gate dielectrics, which provides further effective scaling for microelectronic devices and systems. At the same time, the physical thickness of the atomic layer deposited ZrAlxOy dielectric layer is much larger than the SiO2 thickness associated with the teq limit of SiO2. Forming the larger thickness aids in the manufacturing process for gate dielectrics and other dielectric layers.
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present subject matter. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the present subject matter includes any other applications in which the above structures and fabrication methods are used. The scope of the present subject matter should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

Claims (30)

1. An electronic device comprising:
a substrate; and
a dielectric layer disposed above the substrate, the dielectric layer having a layer of ZrAlxOy, the layer of ZrAlxOy arranged as a layered structure of one or more monolayers.
2. The device of claim 1, wherein the layer of ZrAlxOy is substantially a Zr4AlO9 layer.
3. The device of claim 2, wherein an interfacial layer of silicon oxide or a silicate formed between the substrate and the Zr4AlO9 is less than about 1 nm.
4. The device of claim 1, wherein an interfacial layer between the substrate and the layer of ZrAlxOy is less than about 1 nm.
5. The device of claim 1, wherein the substrate is a silicon-based substrate.
6. A capacitor, comprising:
a first conductive layer disposed above a substrate;
a dielectric layer containing a ZrAlxOy film disposed on the first conductive layer, the ZrAlxOy film arranged as a layered structure of one or more monolayers; and
a second conductive layer disposed on the dielectric layer.
7. The capacitor of claim 6, wherein the dielectric layer includes Zr4AlO9.
8. The capacitor of claim 6, wherein the dielectric layer has an equivalent oxide thickness of 9 Å or less.
9. The capacitor of claim 6, wherein an interfacial layer between the first conductive layer and the ZrAlxOy is less than about 1 nm.
10. A transistor comprising:
a body region in a substrate between a source region and a drain region;
a dielectric layer disposed above the body region between the source region and the drain region, the dielectric layer having a ZrAlxOy film, the ZrAlxOy film arranged as a layered structure of one or more monolayers; and
a gate coupled to the dielectric layer.
11. The transistor of claim 10, wherein the dielectric layer is substantially the ZrAlxOy film.
12. The transistor of claim 10, wherein the dielectric layer is a floating gate dielectric interposed between a floating gate and a control gate of the transistor.
13. The transistor of claim 10, wherein the dielectric layer is a gate dielectric interposed between a floating gate and the body region.
14. The transistor of claim 10, wherein an interfacial layer between the substrate and the ZrAlxOy is less than about 1 nm.
15. The transistor of claim 10, wherein the dielectric layer has an equivalent oxide thickness (teq) of less than about 10 Angstroms.
16. A memory comprising:
a substrate; and
an array of memory cells, a memory cell of the array having a dielectric layer containing a ZrAlxOy layer, the dielectric layer disposed above the substrate, the ZrAlxOy layer arranged as a layered structure of one or more monolayers.
17. The memory of claim 16, wherein the dielectric layer includes Zr4AlO9.
18. The memory of claim 16, wherein the dielectric layer is a capacitor dielectric of a capacitor in the memory cell.
19. The memory of claim 16, wherein the dielectric layer is a floating gate dielectric interposed between a floating gate and a control gate of a transistor in the memory cell.
20. The memory of claim 16, wherein the dielectric layer is a gate dielectric interposed between a floating gate and a channel of a transistor in the memory cell.
21. The memory of claim 16, wherein an interfacial layer between the substrate and the ZrAlxOy is less than about 1 nm.
22. The memory of claim 16, wherein the dielectric layer has an equivalent oxide thickness (teq) of less than about 10 Angstroms.
23. The memory of claim 16, wherein the substrate is a silicon based substrate.
24. An electronic system comprising:
a processor;
a system bus; and
a memory coupled to the processor by the system bus, the memory including an array of memory cells, a memory cell including a dielectric layer containing a ZrAlxOy film, the ZrAlxOy film arranged as a layered structure of one or more monolayers, the dielectric layer disposed above a substrate.
25. The electronic system of claim 24, wherein the dielectric layer includes Zr4AlO9.
26. The electronic system of claim 24, wherein the dielectric layer is a capacitor dielectric of a storage capacitor in the memory cell.
27. The electronic system of claim 24, wherein the dielectric layer is disposed above a channel of a transistor in the memory cell.
28. The electronic system of claim 24, wherein an interfacial layer between the substrate and the ZrAlxOy is less than about 1 nm.
29. The electronic system of claim 24, wherein the electronic system includes an information handling device.
30. The electronic system of claim 24, wherein the information handling device includes a wireless device.
US11/459,792 2003-03-31 2006-07-25 ZrAlxOy DIELECTRIC LAYERS Abandoned US20060255470A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/459,792 US20060255470A1 (en) 2003-03-31 2006-07-25 ZrAlxOy DIELECTRIC LAYERS

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/403,734 US7135369B2 (en) 2003-03-31 2003-03-31 Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US11/459,792 US20060255470A1 (en) 2003-03-31 2006-07-25 ZrAlxOy DIELECTRIC LAYERS

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/403,734 Division US7135369B2 (en) 2003-03-31 2003-03-31 Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9

Publications (1)

Publication Number Publication Date
US20060255470A1 true US20060255470A1 (en) 2006-11-16

Family

ID=34225819

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/403,734 Expired - Lifetime US7135369B2 (en) 2003-03-31 2003-03-31 Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US11/459,792 Abandoned US20060255470A1 (en) 2003-03-31 2006-07-25 ZrAlxOy DIELECTRIC LAYERS
US11/598,437 Expired - Lifetime US7625794B2 (en) 2003-03-31 2006-11-13 Methods of forming zirconium aluminum oxide

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/403,734 Expired - Lifetime US7135369B2 (en) 2003-03-31 2003-03-31 Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/598,437 Expired - Lifetime US7625794B2 (en) 2003-03-31 2006-11-13 Methods of forming zirconium aluminum oxide

Country Status (1)

Country Link
US (3) US7135369B2 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7662729B2 (en) 2005-04-28 2010-02-16 Micron Technology, Inc. Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7670646B2 (en) 2002-05-02 2010-03-02 Micron Technology, Inc. Methods for atomic-layer deposition
US7687409B2 (en) 2005-03-29 2010-03-30 Micron Technology, Inc. Atomic layer deposited titanium silicon oxide films
US7700989B2 (en) 2005-05-27 2010-04-20 Micron Technology, Inc. Hafnium titanium oxide films
US7709402B2 (en) 2006-02-16 2010-05-04 Micron Technology, Inc. Conductive layers for hafnium silicon oxynitride films
US7719065B2 (en) 2004-08-26 2010-05-18 Micron Technology, Inc. Ruthenium layer for a dielectric layer containing a lanthanide oxide
US7727905B2 (en) 2004-08-02 2010-06-01 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US7754618B2 (en) 2005-02-10 2010-07-13 Micron Technology, Inc. Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide
US7867919B2 (en) 2004-08-31 2011-01-11 Micron Technology, Inc. Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer
US7915174B2 (en) 2004-12-13 2011-03-29 Micron Technology, Inc. Dielectric stack containing lanthanum and hafnium
US7923381B2 (en) 2002-12-04 2011-04-12 Micron Technology, Inc. Methods of forming electronic devices containing Zr-Sn-Ti-O films
US8084370B2 (en) 2006-08-31 2011-12-27 Micron Technology, Inc. Hafnium tantalum oxynitride dielectric
US8084808B2 (en) 2005-04-28 2011-12-27 Micron Technology, Inc. Zirconium silicon oxide films
US8154066B2 (en) 2004-08-31 2012-04-10 Micron Technology, Inc. Titanium aluminum oxide films
US8278225B2 (en) 2005-01-05 2012-10-02 Micron Technology, Inc. Hafnium tantalum oxide dielectrics
US8445952B2 (en) 2002-12-04 2013-05-21 Micron Technology, Inc. Zr-Sn-Ti-O films
US8501563B2 (en) 2005-07-20 2013-08-06 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8652957B2 (en) 2001-08-30 2014-02-18 Micron Technology, Inc. High-K gate dielectric oxide

Families Citing this family (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6852167B2 (en) * 2001-03-01 2005-02-08 Micron Technology, Inc. Methods, systems, and apparatus for uniform chemical-vapor depositions
US7068544B2 (en) * 2001-08-30 2006-06-27 Micron Technology, Inc. Flash memory with low tunnel barrier interpoly insulators
US6953730B2 (en) 2001-12-20 2005-10-11 Micron Technology, Inc. Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
US6900122B2 (en) * 2001-12-20 2005-05-31 Micron Technology, Inc. Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics
US7205218B2 (en) * 2002-06-05 2007-04-17 Micron Technology, Inc. Method including forming gate dielectrics having multiple lanthanide oxide layers
US7221586B2 (en) 2002-07-08 2007-05-22 Micron Technology, Inc. Memory utilizing oxide nanolaminates
US6921702B2 (en) * 2002-07-30 2005-07-26 Micron Technology Inc. Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US6790791B2 (en) * 2002-08-15 2004-09-14 Micron Technology, Inc. Lanthanide doped TiOx dielectric films
US6884739B2 (en) * 2002-08-15 2005-04-26 Micron Technology Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US7199023B2 (en) * 2002-08-28 2007-04-03 Micron Technology, Inc. Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed
US7084078B2 (en) * 2002-08-29 2006-08-01 Micron Technology, Inc. Atomic layer deposited lanthanide doped TiOx dielectric films
US7037863B2 (en) * 2002-09-10 2006-05-02 Samsung Electronics Co., Ltd. Post thermal treatment methods of forming high dielectric layers over interfacial layers in integrated circuit devices
US7192892B2 (en) * 2003-03-04 2007-03-20 Micron Technology, Inc. Atomic layer deposited dielectric layers
US7135369B2 (en) * 2003-03-31 2006-11-14 Micron Technology, Inc. Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US7183186B2 (en) * 2003-04-22 2007-02-27 Micro Technology, Inc. Atomic layer deposited ZrTiO4 films
US7049192B2 (en) * 2003-06-24 2006-05-23 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectrics
US7192824B2 (en) * 2003-06-24 2007-03-20 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectric layers
US20060073276A1 (en) * 2004-10-04 2006-04-06 Eric Antonissen Multi-zone atomic layer deposition apparatus and method
KR100728962B1 (en) * 2004-11-08 2007-06-15 주식회사 하이닉스반도체 Capacitor of semiconductor device with zrconium oxide and method of manufacturing the same
US20060125030A1 (en) * 2004-12-13 2006-06-15 Micron Technology, Inc. Hybrid ALD-CVD of PrxOy/ZrO2 films as gate dielectrics
KR20060072338A (en) * 2004-12-23 2006-06-28 주식회사 하이닉스반도체 Method for forming dielectric film and method for forming capacitor in semiconductor device using the same
US7399666B2 (en) * 2005-02-15 2008-07-15 Micron Technology, Inc. Atomic layer deposition of Zr3N4/ZrO2 films as gate dielectrics
US7498247B2 (en) * 2005-02-23 2009-03-03 Micron Technology, Inc. Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics
US7365027B2 (en) 2005-03-29 2008-04-29 Micron Technology, Inc. ALD of amorphous lanthanide doped TiOx films
US7510983B2 (en) * 2005-06-14 2009-03-31 Micron Technology, Inc. Iridium/zirconium oxide structure
KR20070002518A (en) * 2005-06-30 2007-01-05 주식회사 하이닉스반도체 Method for fabricating dual gate oxide
US7195999B2 (en) * 2005-07-07 2007-03-27 Micron Technology, Inc. Metal-substituted transistor gates
KR100640654B1 (en) * 2005-07-16 2006-11-01 삼성전자주식회사 Method of forming zro2 thin film using plasma enhanced atomic layer deposition and method of manufacturing capacitor of semiconductor memory device having the thin film
US7393736B2 (en) * 2005-08-29 2008-07-01 Micron Technology, Inc. Atomic layer deposition of Zrx Hfy Sn1-x-y O2 films as high k gate dielectrics
US8110469B2 (en) 2005-08-30 2012-02-07 Micron Technology, Inc. Graded dielectric layers
US7544596B2 (en) 2005-08-30 2009-06-09 Micron Technology, Inc. Atomic layer deposition of GdScO3 films as gate dielectrics
US20070045752A1 (en) * 2005-08-31 2007-03-01 Leonard Forbes Self aligned metal gates on high-K dielectrics
US8071476B2 (en) * 2005-08-31 2011-12-06 Micron Technology, Inc. Cobalt titanium oxide dielectric films
KR100648860B1 (en) * 2005-09-08 2006-11-24 주식회사 하이닉스반도체 Dielectric and method for forming the same, semiconductor memory device having the dielectric and method for manufacturing the semiconductor memory device
KR100722989B1 (en) * 2005-11-10 2007-05-30 주식회사 하이닉스반도체 Capacitor and method of manufacturing the same
KR100670747B1 (en) * 2005-11-28 2007-01-17 주식회사 하이닉스반도체 Method for manufacturing capacitor in semiconductor device
US7592251B2 (en) 2005-12-08 2009-09-22 Micron Technology, Inc. Hafnium tantalum titanium oxide films
US7972974B2 (en) 2006-01-10 2011-07-05 Micron Technology, Inc. Gallium lanthanide oxide films
US7582161B2 (en) 2006-04-07 2009-09-01 Micron Technology, Inc. Atomic layer deposited titanium-doped indium oxide films
US7557047B2 (en) * 2006-06-09 2009-07-07 Micron Technology, Inc. Method of forming a layer of material using an atomic layer deposition process
US7985995B2 (en) * 2006-08-03 2011-07-26 Micron Technology, Inc. Zr-substituted BaTiO3 films
US7727908B2 (en) 2006-08-03 2010-06-01 Micron Technology, Inc. Deposition of ZrA1ON films
US7749879B2 (en) 2006-08-03 2010-07-06 Micron Technology, Inc. ALD of silicon films on germanium
US7582549B2 (en) 2006-08-25 2009-09-01 Micron Technology, Inc. Atomic layer deposited barium strontium titanium oxide films
US20080057659A1 (en) * 2006-08-31 2008-03-06 Micron Technology, Inc. Hafnium aluminium oxynitride high-K dielectric and metal gates
US7776765B2 (en) 2006-08-31 2010-08-17 Micron Technology, Inc. Tantalum silicon oxynitride high-k dielectrics and metal gates
US7759747B2 (en) 2006-08-31 2010-07-20 Micron Technology, Inc. Tantalum aluminum oxynitride high-κ dielectric
US7544604B2 (en) * 2006-08-31 2009-06-09 Micron Technology, Inc. Tantalum lanthanide oxynitride films
US7563730B2 (en) 2006-08-31 2009-07-21 Micron Technology, Inc. Hafnium lanthanide oxynitride films
US7432548B2 (en) * 2006-08-31 2008-10-07 Micron Technology, Inc. Silicon lanthanide oxynitride films
US20080087890A1 (en) * 2006-10-16 2008-04-17 Micron Technology, Inc. Methods to form dielectric structures in semiconductor devices and resulting devices
US8076200B2 (en) 2006-10-30 2011-12-13 Micron Technology, Inc. Charge trapping dielectric structures with variable band-gaps
KR20100016477A (en) * 2007-04-12 2010-02-12 어드밴스드 테크놀러지 머티리얼즈, 인코포레이티드 Zirconium, hafnuim, titanium, and silicon precursors for ald/cvd
US20100209610A1 (en) * 2007-07-16 2010-08-19 Advanced Technology Materials, Inc. Group iv complexes as cvd and ald precursors for forming metal-containing thin films
US7972898B2 (en) * 2007-09-26 2011-07-05 Eastman Kodak Company Process for making doped zinc oxide
KR20100041529A (en) * 2008-10-14 2010-04-22 삼성전자주식회사 Material layer depositing apparatus using supercritical fluid, material layer depositing system comprising the same and method of forming material layer
US7943457B2 (en) * 2009-04-14 2011-05-17 International Business Machines Corporation Dual metal and dual dielectric integration for metal high-k FETs
WO2010123531A1 (en) * 2009-04-24 2010-10-28 Advanced Technology Materials, Inc. Zirconium precursors useful in atomic layer deposition of zirconium-containing films
US8501268B2 (en) 2010-03-09 2013-08-06 Micron Technology, Inc. Methods of forming material over a substrate and methods of forming capacitors
KR101629869B1 (en) 2011-09-16 2016-06-13 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 Alteration of graphene defects
US9443736B2 (en) 2012-05-25 2016-09-13 Entegris, Inc. Silylene compositions and methods of use thereof
WO2014124056A1 (en) 2013-02-08 2014-08-14 Advanced Technology Materials, Inc. Ald processes for low leakage current and low equivalent oxide thickness bitao films
US9099430B2 (en) 2013-12-19 2015-08-04 Intermolecular, Inc. ZrO-based high K dielectric stack for logic decoupling capacitor or embedded DRAM
US10399887B2 (en) 2014-03-06 2019-09-03 Brown University Method and apparatus for creating coherent bundle of scintillating fibers
US10358376B2 (en) * 2014-03-06 2019-07-23 Brown University Method and apparatus for creating coherent bundle of scintillating fibers
CN109075207B (en) * 2016-07-19 2023-08-11 应用材料公司 High-k dielectric materials comprising zirconia for use in display devices
US10816891B2 (en) 2016-12-14 2020-10-27 Taiwan Semiconductor Manufacturing Company, Ltd. Photomask and fabrication method therefor
CN107527806A (en) * 2017-09-29 2017-12-29 睿力集成电路有限公司 Dielectric film, dielectric layer structure and preparation method
CN110047942A (en) * 2019-04-09 2019-07-23 东华大学 A kind of aqueous solution composite oxide film transistor and its preparation and application
US20220310776A1 (en) * 2021-03-23 2022-09-29 Applied Materials, Inc. Integrated platform for tin pvd and high-k ald for beol mim capacitor

Citations (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5625233A (en) * 1995-01-13 1997-04-29 Ibm Corporation Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum oxide
US5916365A (en) * 1996-08-16 1999-06-29 Sherman; Arthur Sequential chemical vapor deposition
US6013553A (en) * 1997-07-24 2000-01-11 Texas Instruments Incorporated Zirconium and/or hafnium oxynitride gate dielectric
US6020024A (en) * 1997-08-04 2000-02-01 Motorola, Inc. Method for forming high dielectric constant metal oxides
US6025627A (en) * 1998-05-29 2000-02-15 Micron Technology, Inc. Alternate method and structure for improved floating gate tunneling devices
US6027961A (en) * 1998-06-30 2000-02-22 Motorola, Inc. CMOS semiconductor devices and method of formation
US6174809B1 (en) * 1997-12-31 2001-01-16 Samsung Electronics, Co., Ltd. Method for forming metal layer using atomic layer deposition
US6200893B1 (en) * 1999-03-11 2001-03-13 Genus, Inc Radical-assisted sequential CVD
US6207589B1 (en) * 1999-07-19 2001-03-27 Sharp Laboratories Of America, Inc. Method of forming a doped metal oxide dielectric film
US6210999B1 (en) * 1998-12-04 2001-04-03 Advanced Micro Devices, Inc. Method and test structure for low-temperature integration of high dielectric constant gate dielectrics into self-aligned semiconductor devices
US6217645B1 (en) * 1996-10-02 2001-04-17 Micron Technology, Inc Method of depositing films by using carboxylate complexes
US6225237B1 (en) * 1998-09-01 2001-05-01 Micron Technology, Inc. Method for forming metal-containing films using metal complexes with chelating O- and/or N-donor ligands
US20020001971A1 (en) * 2000-06-27 2002-01-03 Hag-Ju Cho Methods of manufacturing integrated circuit devices that include a metal oxide layer disposed on another layer to protect the other layer from diffusion of impurities and integrated circuit devices manufactured using same
US20020019116A1 (en) * 1996-05-31 2002-02-14 Sandhu Gurtej S. Chemical vapor deposition using organometallic precursors
US20020024080A1 (en) * 2000-08-31 2002-02-28 Derderian Garo J. Capacitor fabrication methods and capacitor constructions
US20020025628A1 (en) * 2000-08-31 2002-02-28 Derderian Garo J. Capacitor fabrication methods and capacitor constructions
US20020046705A1 (en) * 2000-08-31 2002-04-25 Gurtej Sandhu Atomic layer doping apparatus and method
US20020068466A1 (en) * 2000-12-06 2002-06-06 Seung-Hwan Lee Methods of forming thin films by atomic layer deposition
US20030003635A1 (en) * 2001-05-23 2003-01-02 Paranjpe Ajit P. Atomic layer deposition for fabricating thin films
US20030003702A1 (en) * 2001-02-09 2003-01-02 Micron Technology, Inc. Formation of metal oxide gate dielectric
US20030003730A1 (en) * 2001-02-13 2003-01-02 Micron Technology, Inc. Sequential pulse deposition
US6509280B2 (en) * 2001-02-22 2003-01-21 Samsung Electronics Co., Ltd. Method for forming a dielectric layer of a semiconductor device
US20030017717A1 (en) * 2001-07-18 2003-01-23 Ahn Kie Y. Methods for forming dielectric materials and methods for forming semiconductor devices
US6514828B2 (en) * 2001-04-20 2003-02-04 Micron Technology, Inc. Method of fabricating a highly reliable gate oxide
US20030032270A1 (en) * 2001-08-10 2003-02-13 John Snyder Fabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate
US6527866B1 (en) * 2000-02-09 2003-03-04 Conductus, Inc. Apparatus and method for deposition of thin films
US20030045078A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Highly reliable amorphous high-K gate oxide ZrO2
US20030042526A1 (en) * 2001-08-29 2003-03-06 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US20030045060A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Crystalline or amorphous medium-k gate oxides, Y2O3 and Gd2O3
US20030045082A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators
US20030049900A1 (en) * 2001-08-30 2003-03-13 Micron Technology Inc. Graded composition gate insulators to reduce tunneling barriers in flash memory devices
US20030049942A1 (en) * 2001-08-31 2003-03-13 Suvi Haukka Low temperature gate stack
US20030048666A1 (en) * 2001-08-30 2003-03-13 Micron Technology, Inc. Graded composition metal oxide tunnel barrier interpoly insulators
US6534357B1 (en) * 2000-11-09 2003-03-18 Micron Technology, Inc. Methods for forming conductive structures and structures regarding same
US6537613B1 (en) * 2000-04-10 2003-03-25 Air Products And Chemicals, Inc. Process for metal metalloid oxides and nitrides with compositional gradients
US6541079B1 (en) * 1999-10-25 2003-04-01 International Business Machines Corporation Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique
US20030062261A1 (en) * 2000-10-02 2003-04-03 Yuichiro Shindo High purity zirconium or hafnium, sputtering target comprising the high purity zirconium of hafnium and thin film formed using the target, and method for producing high purity zirconium or hafnium and method for producing powder of high purity zirconium or hafnium
US6544875B1 (en) * 1999-01-13 2003-04-08 Texas Instruments Incorporated Chemical vapor deposition of silicate high dielectric constant materials
US6551893B1 (en) * 2001-11-27 2003-04-22 Micron Technology, Inc. Atomic layer deposition of capacitor dielectric
US6559472B2 (en) * 2000-11-21 2003-05-06 Micron Technology, Inc. Film composition
US20030089314A1 (en) * 1999-03-18 2003-05-15 Nobuo Matsuki Plasma CVD film-forming device
US6673701B1 (en) * 2002-08-27 2004-01-06 Micron Technology, Inc. Atomic layer deposition methods
US6674138B1 (en) * 2001-12-31 2004-01-06 Advanced Micro Devices, Inc. Use of high-k dielectric materials in modified ONO structure for semiconductor devices
US20040004244A1 (en) * 2001-03-15 2004-01-08 Micron Technology, Inc. Structures, methods, and systems for ferroelectric memory transistors
US20040009679A1 (en) * 2001-01-19 2004-01-15 Yeo Jae-Hyun Method of forming material using atomic layer deposition and method of forming capacitor of semiconductor device using the same
US6683011B2 (en) * 2001-11-14 2004-01-27 Regents Of The University Of Minnesota Process for forming hafnium oxide films
US6683005B2 (en) * 2001-08-30 2004-01-27 Micron Technology, Inc. Method of forming capacitor constructions
US6686212B1 (en) * 2002-10-31 2004-02-03 Sharp Laboratories Of America, Inc. Method to deposit a stacked high-κ gate dielectric for CMOS applications
US20040023461A1 (en) * 2002-07-30 2004-02-05 Micron Technology, Inc. Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US20040033681A1 (en) * 2002-08-15 2004-02-19 Micron Technology, Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US20040033701A1 (en) * 2002-08-15 2004-02-19 Micron Technology, Inc. Lanthanide doped tiox dielectric films
US6696332B2 (en) * 2001-12-26 2004-02-24 Texas Instruments Incorporated Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing
US20040038525A1 (en) * 2002-08-26 2004-02-26 Shuang Meng Enhanced atomic layer deposition
US6699745B1 (en) * 1997-03-27 2004-03-02 Texas Instruments Incorporated Capacitor and memory structure and method
US20040043541A1 (en) * 2002-08-29 2004-03-04 Ahn Kie Y. Atomic layer deposited lanthanide doped TiOx dielectric films
US20040043635A1 (en) * 2002-08-28 2004-03-04 Micron Technology, Inc. Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US20040043569A1 (en) * 2002-08-28 2004-03-04 Ahn Kie Y. Atomic layer deposited HfSiON dielectric films
US20040043557A1 (en) * 2000-10-10 2004-03-04 Haukka Suvi P. Methods for making a dielectric stack in an integrated circuit
US6709989B2 (en) * 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6713846B1 (en) * 2001-01-26 2004-03-30 Aviza Technology, Inc. Multilayer high κ dielectric films
US6730575B2 (en) * 2001-08-30 2004-05-04 Micron Technology, Inc. Methods of forming perovskite-type material and capacitor dielectric having perovskite-type crystalline structure
US6734480B2 (en) * 2001-01-19 2004-05-11 Samsung Electronics Co., Ltd. Semiconductor capacitors having tantalum oxide layers
US20040099889A1 (en) * 2002-11-27 2004-05-27 Agere Systems, Inc. Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
US6844260B2 (en) * 2003-01-30 2005-01-18 Micron Technology, Inc. Insitu post atomic layer deposition destruction of active species
US20050020017A1 (en) * 2003-06-24 2005-01-27 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectric layers
US20050026374A1 (en) * 2002-03-13 2005-02-03 Micron Technology, Inc. Evaporation of Y-Si-O films for medium-K dielectrics
US20050023626A1 (en) * 2003-06-24 2005-02-03 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectrics
US20050023578A1 (en) * 2002-07-18 2005-02-03 Micron Technology, Inc. Stable PD-SOI devices and methods
US20050023624A1 (en) * 2002-06-05 2005-02-03 Micron Technology, Inc. Atomic layer-deposited HfAlO3 films for gate dielectrics
US20050023594A1 (en) * 2002-06-05 2005-02-03 Micron Technology, Inc. Pr2O3-based la-oxide gate dielectrics
US20050023584A1 (en) * 2002-05-02 2005-02-03 Micron Technology, Inc. Atomic layer deposition and conversion
US20050029604A1 (en) * 2002-12-04 2005-02-10 Micron Technology, Inc. Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US20050037563A1 (en) * 2001-06-13 2005-02-17 Ahn Kie Y. Capacitor structures
US20050034662A1 (en) * 2001-03-01 2005-02-17 Micro Technology, Inc. Methods, systems, and apparatus for uniform chemical-vapor depositions
US20060000412A1 (en) * 2002-05-02 2006-01-05 Micron Technology, Inc. Systems and apparatus for atomic-layer deposition
US20060001151A1 (en) * 2003-03-04 2006-01-05 Micron Technology, Inc. Atomic layer deposited dielectric layers
US20060024975A1 (en) * 2004-08-02 2006-02-02 Micron Technology, Inc. Atomic layer deposition of zirconium-doped tantalum oxide films
US20060046522A1 (en) * 2004-08-31 2006-03-02 Micron Technology, Inc. Atomic layer deposited lanthanum aluminum oxide dielectric layer
US20060043504A1 (en) * 2004-08-31 2006-03-02 Micron Technology, Inc. Atomic layer deposited titanium aluminum oxide films
US20060043492A1 (en) * 2004-08-26 2006-03-02 Micron Technology, Inc. Ruthenium gate for a lanthanide oxide dielectric layer
US7045430B2 (en) * 2002-05-02 2006-05-16 Micron Technology Inc. Atomic layer-deposited LaAlO3 films for gate dielectrics
US20070059881A1 (en) * 2003-03-31 2007-03-15 Micron Technology, Inc. Atomic layer deposited zirconium aluminum oxide

Family Cites Families (121)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI118158B (en) * 1999-10-15 2007-07-31 Asm Int Process for modifying the starting chemical in an ALD process
SE393967B (en) 1974-11-29 1977-05-31 Sateko Oy PROCEDURE AND PERFORMANCE OF LAYING BETWEEN THE STORAGE IN A LABOR PACKAGE
FI57975C (en) 1979-02-28 1980-11-10 Lohja Ab Oy OVER ANCHORING VIDEO UPDATE FOR AVAILABILITY
US5055319A (en) 1990-04-02 1991-10-08 The Regents Of The University Of California Controlled high rate deposition of metal oxide films
US5840897A (en) 1990-07-06 1998-11-24 Advanced Technology Materials, Inc. Metal complex source reagents for chemical vapor deposition
US5439524A (en) 1993-04-05 1995-08-08 Vlsi Technology, Inc. Plasma processing apparatus
US6342277B1 (en) 1996-08-16 2002-01-29 Licensee For Microelectronics: Asm America, Inc. Sequential chemical vapor deposition
US5923056A (en) * 1996-10-10 1999-07-13 Lucent Technologies Inc. Electronic components with doped metal oxide dielectric materials and a process for making electronic components with doped metal oxide dielectric materials
US5879459A (en) * 1997-08-29 1999-03-09 Genus, Inc. Vertically-stacked process reactor and cluster tool system for atomic layer deposition
US6075691A (en) 1997-03-06 2000-06-13 Lucent Technologies Inc. Thin film capacitors and process for making them
US5909618A (en) 1997-07-08 1999-06-01 Micron Technology, Inc. Method of making memory cell with vertical transistor and buried word and body lines
US6191470B1 (en) * 1997-07-08 2001-02-20 Micron Technology, Inc. Semiconductor-on-insulator memory cell with buried word and body lines
US6350704B1 (en) 1997-10-14 2002-02-26 Micron Technology Inc. Porous silicon oxycarbide integrated circuit insulator
US6025225A (en) * 1998-01-22 2000-02-15 Micron Technology, Inc. Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same
US5963469A (en) 1998-02-24 1999-10-05 Micron Technology, Inc. Vertical bipolar read access for low voltage memory cell
US5991225A (en) 1998-02-27 1999-11-23 Micron Technology, Inc. Programmable memory address decode array with vertical transistors
US6043527A (en) 1998-04-14 2000-03-28 Micron Technology, Inc. Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6093623A (en) 1998-08-04 2000-07-25 Micron Technology, Inc. Methods for making silicon-on-insulator structures
US6134175A (en) 1998-08-04 2000-10-17 Micron Technology, Inc. Memory address decode array with vertical transistors
US6125062A (en) 1998-08-26 2000-09-26 Micron Technology, Inc. Single electron MOSFET memory device and method
US6141260A (en) 1998-08-27 2000-10-31 Micron Technology, Inc. Single electron resistor memory device and method for use thereof
US6063705A (en) 1998-08-27 2000-05-16 Micron Technology, Inc. Precursor chemistries for chemical vapor deposition of ruthenium and ruthenium oxide
US6281042B1 (en) 1998-08-31 2001-08-28 Micron Technology, Inc. Structure and method for a high performance electronic packaging assembly
US6274937B1 (en) 1999-02-01 2001-08-14 Micron Technology, Inc. Silicon multi-chip module packaging with integrated passive components and method of making
US6445023B1 (en) 1999-03-16 2002-09-03 Micron Technology, Inc. Mixed metal nitride and boride barrier layers
US6273951B1 (en) 1999-06-16 2001-08-14 Micron Technology, Inc. Precursor mixtures for use in preparing layers on substrates
US6297539B1 (en) 1999-07-19 2001-10-02 Sharp Laboratories Of America, Inc. Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same
US6368518B1 (en) 1999-08-25 2002-04-09 Micron Technology, Inc. Methods for removing rhodium- and iridium-containing films
US6141238A (en) 1999-08-30 2000-10-31 Micron Technology, Inc. Dynamic random access memory (DRAM) cells with repressed ferroelectric memory methods of reading same, and apparatuses including same
US6337805B1 (en) * 1999-08-30 2002-01-08 Micron Technology, Inc. Discrete devices including EAPROM transistor and NVRAM memory cell with edge defined ferroelectric capacitance, methods for operating same, and apparatuses including same
FI117942B (en) 1999-10-14 2007-04-30 Asm Int Process for making oxide thin films
US6780704B1 (en) 1999-12-03 2004-08-24 Asm International Nv Conformal thin films over textured capacitor electrodes
FI20000099A0 (en) * 2000-01-18 2000-01-18 Asm Microchemistry Ltd A method for growing thin metal films
US6404027B1 (en) * 2000-02-07 2002-06-11 Agere Systems Guardian Corp. High dielectric constant gate oxides for silicon-based devices
US6392257B1 (en) 2000-02-10 2002-05-21 Motorola Inc. Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US6407435B1 (en) 2000-02-11 2002-06-18 Sharp Laboratories Of America, Inc. Multilayer dielectric stack and method
US6249460B1 (en) 2000-02-28 2001-06-19 Micron Technology, Inc. Dynamic flash memory cells with ultrathin tunnel oxides
US6297103B1 (en) * 2000-02-28 2001-10-02 Micron Technology, Inc. Structure and method for dual gate oxide thicknesses
FI117979B (en) 2000-04-14 2007-05-15 Asm Int Process for making oxide thin films
US6984591B1 (en) * 2000-04-20 2006-01-10 International Business Machines Corporation Precursor source mixtures
TW508658B (en) 2000-05-15 2002-11-01 Asm Microchemistry Oy Process for producing integrated circuits
US6444592B1 (en) * 2000-06-20 2002-09-03 International Business Machines Corporation Interfacial oxidation process for high-k gate dielectric process integration
US6458416B1 (en) 2000-07-19 2002-10-01 Micron Technology, Inc. Deposition methods
IT1318730B1 (en) * 2000-08-04 2003-09-10 Renzo Vettori ARTIFICIAL CLIMBING STRUCTURE.
US6437389B1 (en) * 2000-08-22 2002-08-20 Micron Technology, Inc. Vertical gate transistors in pass transistor programmable logic arrays
US7112503B1 (en) * 2000-08-31 2006-09-26 Micron Technology, Inc. Enhanced surface area capacitor fabrication methods
US6642567B1 (en) 2000-08-31 2003-11-04 Micron Technology, Inc. Devices containing zirconium-platinum-containing materials and methods for preparing such materials and devices
US6395650B1 (en) 2000-10-23 2002-05-28 International Business Machines Corporation Methods for forming metal oxide layers with enhanced purity
US6844604B2 (en) * 2001-02-02 2005-01-18 Samsung Electronics Co., Ltd. Dielectric layer for semiconductor device and method of manufacturing the same
US6566147B2 (en) 2001-02-02 2003-05-20 Micron Technology, Inc. Method for controlling deposition of dielectric films
US6566682B2 (en) 2001-02-09 2003-05-20 Micron Technology, Inc. Programmable memory address and decode circuits with ultra thin vertical body transistors
US6454912B1 (en) 2001-03-15 2002-09-24 Micron Technology, Inc. Method and apparatus for the fabrication of ferroelectric films
US20050145959A1 (en) * 2001-03-15 2005-07-07 Leonard Forbes Technique to mitigate short channel effects with vertical gate transistor with different gate materials
US6541280B2 (en) 2001-03-20 2003-04-01 Motorola, Inc. High K dielectric film
US6531324B2 (en) * 2001-03-28 2003-03-11 Sharp Laboratories Of America, Inc. MFOS memory transistor & method of fabricating same
US6602720B2 (en) * 2001-03-28 2003-08-05 Sharp Laboratories Of America, Inc. Single transistor ferroelectric transistor structure with high-K insulator and method of fabricating same
US6441417B1 (en) * 2001-03-28 2002-08-27 Sharp Laboratories Of America, Inc. Single c-axis PGO thin film on ZrO2 for non-volatile memory applications and methods of making the same
US6448192B1 (en) 2001-04-16 2002-09-10 Motorola, Inc. Method for forming a high dielectric constant material
US6465853B1 (en) 2001-05-08 2002-10-15 Motorola, Inc. Method for making semiconductor device
US6552383B2 (en) 2001-05-11 2003-04-22 Micron Technology, Inc. Integrated decoupling capacitors
KR100426219B1 (en) * 2001-05-18 2004-04-06 홍국선 Dielectric Ceramic Compositions and Manufacturing Method of Multilayer components thereof
US6420279B1 (en) 2001-06-28 2002-07-16 Sharp Laboratories Of America, Inc. Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate
US20030008243A1 (en) * 2001-07-09 2003-01-09 Micron Technology, Inc. Copper electroless deposition technology for ULSI metalization
US6919266B2 (en) * 2001-07-24 2005-07-19 Micron Technology, Inc. Copper technology for ULSI metallization
KR100427030B1 (en) 2001-08-27 2004-04-14 주식회사 하이닉스반도체 Method for forming film with muli-elements and fabricating capacitor using the same
KR20030018134A (en) * 2001-08-27 2003-03-06 한국전자통신연구원 Method of forming an insulation layer of a semiconductor device for controlling the composition and the doping concentration
US7132711B2 (en) * 2001-08-30 2006-11-07 Micron Technology, Inc. Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers
US6778441B2 (en) 2001-08-30 2004-08-17 Micron Technology, Inc. Integrated circuit memory device and method
US7042043B2 (en) 2001-08-30 2006-05-09 Micron Technology, Inc. Programmable array logic or memory devices with asymmetrical tunnel barriers
US7068544B2 (en) * 2001-08-30 2006-06-27 Micron Technology, Inc. Flash memory with low tunnel barrier interpoly insulators
US7160817B2 (en) * 2001-08-30 2007-01-09 Micron Technology, Inc. Dielectric material forming methods
US6754108B2 (en) * 2001-08-30 2004-06-22 Micron Technology, Inc. DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US6542229B1 (en) 2001-09-12 2003-04-01 Peter J. Kalal Sensors, methods of manufacture and sensing methods
US20030059535A1 (en) * 2001-09-25 2003-03-27 Lee Luo Cycling deposition of low temperature films in a cold wall single wafer process chamber
US6451662B1 (en) 2001-10-04 2002-09-17 International Business Machines Corporation Method of forming low-leakage on-chip capacitor
US6559014B1 (en) 2001-10-15 2003-05-06 Advanced Micro Devices, Inc. Preparation of composite high-K / standard-K dielectrics for semiconductor devices
US6562491B1 (en) 2001-10-15 2003-05-13 Advanced Micro Devices, Inc. Preparation of composite high-K dielectrics
US6514808B1 (en) * 2001-11-30 2003-02-04 Motorola, Inc. Transistor having a high K dielectric and short gate length and method therefor
US6900122B2 (en) * 2001-12-20 2005-05-31 Micron Technology, Inc. Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics
US6953730B2 (en) * 2001-12-20 2005-10-11 Micron Technology, Inc. Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
FR2834387B1 (en) * 2001-12-31 2004-02-27 Memscap ELECTRONIC COMPONENT INCORPORATING AN INTEGRATED CIRCUIT AND A MICRO-CAPACITOR
US6528858B1 (en) 2002-01-11 2003-03-04 Advanced Micro Devices, Inc. MOSFETs with differing gate dielectrics and method of formation
US6504214B1 (en) * 2002-01-11 2003-01-07 Advanced Micro Devices, Inc. MOSFET device having high-K dielectric layer
US6645882B1 (en) 2002-01-17 2003-11-11 Advanced Micro Devices, Inc. Preparation of composite high-K/standard-K dielectrics for semiconductor devices
US6767795B2 (en) * 2002-01-17 2004-07-27 Micron Technology, Inc. Highly reliable amorphous high-k gate dielectric ZrOXNY
US6620670B2 (en) 2002-01-18 2003-09-16 Applied Materials, Inc. Process conditions and precursors for atomic layer deposition (ALD) of AL2O3
US6893984B2 (en) * 2002-02-20 2005-05-17 Micron Technology Inc. Evaporated LaA1O3 films for gate dielectrics
US6586349B1 (en) * 2002-02-21 2003-07-01 Advanced Micro Devices, Inc. Integrated process for fabrication of graded composite dielectric material layers for semiconductor devices
US6451641B1 (en) 2002-02-27 2002-09-17 Advanced Micro Devices, Inc. Non-reducing process for deposition of polysilicon gate electrode over high-K gate dielectric material
US6642573B1 (en) 2002-03-13 2003-11-04 Advanced Micro Devices, Inc. Use of high-K dielectric material in modified ONO structure for semiconductor devices
US6750066B1 (en) 2002-04-08 2004-06-15 Advanced Micro Devices, Inc. Precision high-K intergate dielectric layer
KR100472730B1 (en) 2002-04-26 2005-03-08 주식회사 하이닉스반도체 Method for fabricating metal electrode with Atomic Layer Deposition in semiconductor device
US7221017B2 (en) * 2002-07-08 2007-05-22 Micron Technology, Inc. Memory utilizing oxide-conductor nanolaminates
US7847344B2 (en) * 2002-07-08 2010-12-07 Micron Technology, Inc. Memory utilizing oxide-nitride nanolaminates
US7221586B2 (en) * 2002-07-08 2007-05-22 Micron Technology, Inc. Memory utilizing oxide nanolaminates
US6960538B2 (en) * 2002-08-21 2005-11-01 Micron Technology, Inc. Composite dielectric forming methods and composite dielectrics
US6972599B2 (en) * 2002-08-27 2005-12-06 Micron Technology Inc. Pseudo CMOS dynamic logic with delayed clocks
US8617312B2 (en) * 2002-08-28 2013-12-31 Micron Technology, Inc. Systems and methods for forming layers that contain niobium and/or tantalum
US6794284B2 (en) * 2002-08-28 2004-09-21 Micron Technology, Inc. Systems and methods for forming refractory metal nitride layers using disilazanes
US6784049B2 (en) * 2002-08-28 2004-08-31 Micron Technology, Inc. Method for forming refractory metal oxide layers with tetramethyldisiloxane
US6984592B2 (en) * 2002-08-28 2006-01-10 Micron Technology, Inc. Systems and methods for forming metal-doped alumina
US7030042B2 (en) * 2002-08-28 2006-04-18 Micron Technology, Inc. Systems and methods for forming tantalum oxide layers and tantalum precursor compounds
US6760257B2 (en) * 2002-08-29 2004-07-06 Macronix International Co., Ltd. Programming a flash memory cell
US7122415B2 (en) * 2002-09-12 2006-10-17 Promos Technologies, Inc. Atomic layer deposition of interpoly oxides in a non-volatile memory device
KR100474072B1 (en) 2002-09-17 2005-03-10 주식회사 하이닉스반도체 Method for forming noble metal films
US6770536B2 (en) 2002-10-03 2004-08-03 Agere Systems Inc. Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate
US6982230B2 (en) * 2002-11-08 2006-01-03 International Business Machines Corporation Deposition of hafnium oxide and/or zirconium oxide and fabrication of passivated electronic structures
US7101813B2 (en) * 2002-12-04 2006-09-05 Micron Technology Inc. Atomic layer deposited Zr-Sn-Ti-O films
JP4290421B2 (en) * 2002-12-27 2009-07-08 Necエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US6762114B1 (en) 2002-12-31 2004-07-13 Texas Instruments Incorporated Methods for transistor gate fabrication and for reducing high-k gate dielectric roughness
US20040144980A1 (en) * 2003-01-27 2004-07-29 Ahn Kie Y. Atomic layer deposition of metal oxynitride layers as gate dielectrics and semiconductor device structures utilizing metal oxynitride layers
US6930059B2 (en) 2003-02-27 2005-08-16 Sharp Laboratories Of America, Inc. Method for depositing a nanolaminate film by atomic layer deposition
US7125815B2 (en) * 2003-07-07 2006-10-24 Micron Technology, Inc. Methods of forming a phosphorous doped silicon dioxide comprising layer
US6989573B2 (en) * 2003-10-10 2006-01-24 Micron Technology, Inc. Lanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US7157769B2 (en) * 2003-12-18 2007-01-02 Micron Technology, Inc. Flash memory having a high-permittivity tunnel dielectric
US7138681B2 (en) * 2004-07-27 2006-11-21 Micron Technology, Inc. High density stepped, non-planar nitride read only memory
US7164168B2 (en) * 2004-08-03 2007-01-16 Micron Technology, Inc. Non-planar flash memory having shielding between floating gates
US7151294B2 (en) * 2004-08-03 2006-12-19 Micron Technology, Inc. High density stepped, non-planar flash memory
US7374964B2 (en) * 2005-02-10 2008-05-20 Micron Technology, Inc. Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US7195999B2 (en) * 2005-07-07 2007-03-27 Micron Technology, Inc. Metal-substituted transistor gates
US20070018214A1 (en) * 2005-07-25 2007-01-25 Micron Technology, Inc. Magnesium titanium oxide films

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5625233A (en) * 1995-01-13 1997-04-29 Ibm Corporation Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum oxide
US20020019116A1 (en) * 1996-05-31 2002-02-14 Sandhu Gurtej S. Chemical vapor deposition using organometallic precursors
US5916365A (en) * 1996-08-16 1999-06-29 Sherman; Arthur Sequential chemical vapor deposition
US6217645B1 (en) * 1996-10-02 2001-04-17 Micron Technology, Inc Method of depositing films by using carboxylate complexes
US6368398B2 (en) * 1996-10-02 2002-04-09 Micron Technology, Inc. Method of depositing films by using carboxylate complexes
US6699745B1 (en) * 1997-03-27 2004-03-02 Texas Instruments Incorporated Capacitor and memory structure and method
US6013553A (en) * 1997-07-24 2000-01-11 Texas Instruments Incorporated Zirconium and/or hafnium oxynitride gate dielectric
US6020024A (en) * 1997-08-04 2000-02-01 Motorola, Inc. Method for forming high dielectric constant metal oxides
US6174809B1 (en) * 1997-12-31 2001-01-16 Samsung Electronics, Co., Ltd. Method for forming metal layer using atomic layer deposition
US6025627A (en) * 1998-05-29 2000-02-15 Micron Technology, Inc. Alternate method and structure for improved floating gate tunneling devices
US6027961A (en) * 1998-06-30 2000-02-22 Motorola, Inc. CMOS semiconductor devices and method of formation
US6225237B1 (en) * 1998-09-01 2001-05-01 Micron Technology, Inc. Method for forming metal-containing films using metal complexes with chelating O- and/or N-donor ligands
US6682602B2 (en) * 1998-09-01 2004-01-27 Micron Technology, Inc. Chemical vapor deposition systems including metal complexes with chelating O- and/or N-donor ligands
US20030003722A1 (en) * 1998-09-01 2003-01-02 Micron Technology, Inc. Chemical vapor deposition systems including metal complexes with chelating O- and/or N-donor ligands
US6210999B1 (en) * 1998-12-04 2001-04-03 Advanced Micro Devices, Inc. Method and test structure for low-temperature integration of high dielectric constant gate dielectrics into self-aligned semiconductor devices
US6544875B1 (en) * 1999-01-13 2003-04-08 Texas Instruments Incorporated Chemical vapor deposition of silicate high dielectric constant materials
US6200893B1 (en) * 1999-03-11 2001-03-13 Genus, Inc Radical-assisted sequential CVD
US20030089314A1 (en) * 1999-03-18 2003-05-15 Nobuo Matsuki Plasma CVD film-forming device
US6207589B1 (en) * 1999-07-19 2001-03-27 Sharp Laboratories Of America, Inc. Method of forming a doped metal oxide dielectric film
US6541079B1 (en) * 1999-10-25 2003-04-01 International Business Machines Corporation Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique
US6527866B1 (en) * 2000-02-09 2003-03-04 Conductus, Inc. Apparatus and method for deposition of thin films
US6537613B1 (en) * 2000-04-10 2003-03-25 Air Products And Chemicals, Inc. Process for metal metalloid oxides and nitrides with compositional gradients
US20020001971A1 (en) * 2000-06-27 2002-01-03 Hag-Ju Cho Methods of manufacturing integrated circuit devices that include a metal oxide layer disposed on another layer to protect the other layer from diffusion of impurities and integrated circuit devices manufactured using same
US20020024080A1 (en) * 2000-08-31 2002-02-28 Derderian Garo J. Capacitor fabrication methods and capacitor constructions
US6541353B1 (en) * 2000-08-31 2003-04-01 Micron Technology, Inc. Atomic layer doping apparatus and method
US20020025628A1 (en) * 2000-08-31 2002-02-28 Derderian Garo J. Capacitor fabrication methods and capacitor constructions
US20020046705A1 (en) * 2000-08-31 2002-04-25 Gurtej Sandhu Atomic layer doping apparatus and method
US20030062261A1 (en) * 2000-10-02 2003-04-03 Yuichiro Shindo High purity zirconium or hafnium, sputtering target comprising the high purity zirconium of hafnium and thin film formed using the target, and method for producing high purity zirconium or hafnium and method for producing powder of high purity zirconium or hafnium
US20040043557A1 (en) * 2000-10-10 2004-03-04 Haukka Suvi P. Methods for making a dielectric stack in an integrated circuit
US6534357B1 (en) * 2000-11-09 2003-03-18 Micron Technology, Inc. Methods for forming conductive structures and structures regarding same
US6559472B2 (en) * 2000-11-21 2003-05-06 Micron Technology, Inc. Film composition
US20020068466A1 (en) * 2000-12-06 2002-06-06 Seung-Hwan Lee Methods of forming thin films by atomic layer deposition
US20040009679A1 (en) * 2001-01-19 2004-01-15 Yeo Jae-Hyun Method of forming material using atomic layer deposition and method of forming capacitor of semiconductor device using the same
US6734480B2 (en) * 2001-01-19 2004-05-11 Samsung Electronics Co., Ltd. Semiconductor capacitors having tantalum oxide layers
US6713846B1 (en) * 2001-01-26 2004-03-30 Aviza Technology, Inc. Multilayer high κ dielectric films
US20030003702A1 (en) * 2001-02-09 2003-01-02 Micron Technology, Inc. Formation of metal oxide gate dielectric
US20030003730A1 (en) * 2001-02-13 2003-01-02 Micron Technology, Inc. Sequential pulse deposition
US6509280B2 (en) * 2001-02-22 2003-01-21 Samsung Electronics Co., Ltd. Method for forming a dielectric layer of a semiconductor device
US20050034662A1 (en) * 2001-03-01 2005-02-17 Micro Technology, Inc. Methods, systems, and apparatus for uniform chemical-vapor depositions
US20040004244A1 (en) * 2001-03-15 2004-01-08 Micron Technology, Inc. Structures, methods, and systems for ferroelectric memory transistors
US20050030825A1 (en) * 2001-03-15 2005-02-10 Micron Technology, Inc. Structures, methods, and systems for ferroelectric memory transistors
US6514828B2 (en) * 2001-04-20 2003-02-04 Micron Technology, Inc. Method of fabricating a highly reliable gate oxide
US20030003635A1 (en) * 2001-05-23 2003-01-02 Paranjpe Ajit P. Atomic layer deposition for fabricating thin films
US20050037563A1 (en) * 2001-06-13 2005-02-17 Ahn Kie Y. Capacitor structures
US6709989B2 (en) * 2001-06-21 2004-03-23 Motorola, Inc. Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6534420B2 (en) * 2001-07-18 2003-03-18 Micron Technology, Inc. Methods for forming dielectric materials and methods for forming semiconductor devices
US20030017717A1 (en) * 2001-07-18 2003-01-23 Ahn Kie Y. Methods for forming dielectric materials and methods for forming semiconductor devices
US20030032270A1 (en) * 2001-08-10 2003-02-13 John Snyder Fabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate
US20030042526A1 (en) * 2001-08-29 2003-03-06 Micron Technology, Inc. Method of improved high K dielectric-polysilicon interface for CMOS devices
US6844203B2 (en) * 2001-08-30 2005-01-18 Micron Technology, Inc. Gate oxides, and methods of forming
US20030045082A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators
US6683005B2 (en) * 2001-08-30 2004-01-27 Micron Technology, Inc. Method of forming capacitor constructions
US6730575B2 (en) * 2001-08-30 2004-05-04 Micron Technology, Inc. Methods of forming perovskite-type material and capacitor dielectric having perovskite-type crystalline structure
US20030045078A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Highly reliable amorphous high-K gate oxide ZrO2
US20030049900A1 (en) * 2001-08-30 2003-03-13 Micron Technology Inc. Graded composition gate insulators to reduce tunneling barriers in flash memory devices
US20050029605A1 (en) * 2001-08-30 2005-02-10 Micron Technology, Inc. Highly reliable amorphous high-k gate oxide ZrO2
US20050023603A1 (en) * 2001-08-30 2005-02-03 Micron Technology, Inc. Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulators
US20030045060A1 (en) * 2001-08-30 2003-03-06 Micron Technology, Inc. Crystalline or amorphous medium-k gate oxides, Y2O3 and Gd2O3
US20030048666A1 (en) * 2001-08-30 2003-03-13 Micron Technology, Inc. Graded composition metal oxide tunnel barrier interpoly insulators
US20050032292A1 (en) * 2001-08-30 2005-02-10 Micron Technology, Inc. Crystalline or amorphous medium-K gate oxides, Y2O3 and Gd2O3
US20030049942A1 (en) * 2001-08-31 2003-03-13 Suvi Haukka Low temperature gate stack
US6683011B2 (en) * 2001-11-14 2004-01-27 Regents Of The University Of Minnesota Process for forming hafnium oxide films
US6551893B1 (en) * 2001-11-27 2003-04-22 Micron Technology, Inc. Atomic layer deposition of capacitor dielectric
US6696332B2 (en) * 2001-12-26 2004-02-24 Texas Instruments Incorporated Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing
US6674138B1 (en) * 2001-12-31 2004-01-06 Advanced Micro Devices, Inc. Use of high-k dielectric materials in modified ONO structure for semiconductor devices
US20050026374A1 (en) * 2002-03-13 2005-02-03 Micron Technology, Inc. Evaporation of Y-Si-O films for medium-K dielectrics
US20060000412A1 (en) * 2002-05-02 2006-01-05 Micron Technology, Inc. Systems and apparatus for atomic-layer deposition
US20050023584A1 (en) * 2002-05-02 2005-02-03 Micron Technology, Inc. Atomic layer deposition and conversion
US7045430B2 (en) * 2002-05-02 2006-05-16 Micron Technology Inc. Atomic layer-deposited LaAlO3 films for gate dielectrics
US20050023594A1 (en) * 2002-06-05 2005-02-03 Micron Technology, Inc. Pr2O3-based la-oxide gate dielectrics
US20050023624A1 (en) * 2002-06-05 2005-02-03 Micron Technology, Inc. Atomic layer-deposited HfAlO3 films for gate dielectrics
US20050023578A1 (en) * 2002-07-18 2005-02-03 Micron Technology, Inc. Stable PD-SOI devices and methods
US20040023461A1 (en) * 2002-07-30 2004-02-05 Micron Technology, Inc. Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US20040033701A1 (en) * 2002-08-15 2004-02-19 Micron Technology, Inc. Lanthanide doped tiox dielectric films
US20050023627A1 (en) * 2002-08-15 2005-02-03 Micron Technology, Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US7026694B2 (en) * 2002-08-15 2006-04-11 Micron Technology, Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US20040033681A1 (en) * 2002-08-15 2004-02-19 Micron Technology, Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
US20040038525A1 (en) * 2002-08-26 2004-02-26 Shuang Meng Enhanced atomic layer deposition
US6673701B1 (en) * 2002-08-27 2004-01-06 Micron Technology, Inc. Atomic layer deposition methods
US20040043569A1 (en) * 2002-08-28 2004-03-04 Ahn Kie Y. Atomic layer deposited HfSiON dielectric films
US20050023625A1 (en) * 2002-08-28 2005-02-03 Micron Technology, Inc. Atomic layer deposited HfSiON dielectric films
US20040043635A1 (en) * 2002-08-28 2004-03-04 Micron Technology, Inc. Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US20040043541A1 (en) * 2002-08-29 2004-03-04 Ahn Kie Y. Atomic layer deposited lanthanide doped TiOx dielectric films
US6686212B1 (en) * 2002-10-31 2004-02-03 Sharp Laboratories Of America, Inc. Method to deposit a stacked high-κ gate dielectric for CMOS applications
US20040099889A1 (en) * 2002-11-27 2004-05-27 Agere Systems, Inc. Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
US20060003517A1 (en) * 2002-12-04 2006-01-05 Micron Technology, Inc. Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US20050029604A1 (en) * 2002-12-04 2005-02-10 Micron Technology, Inc. Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US6844260B2 (en) * 2003-01-30 2005-01-18 Micron Technology, Inc. Insitu post atomic layer deposition destruction of active species
US20060001151A1 (en) * 2003-03-04 2006-01-05 Micron Technology, Inc. Atomic layer deposited dielectric layers
US20070059881A1 (en) * 2003-03-31 2007-03-15 Micron Technology, Inc. Atomic layer deposited zirconium aluminum oxide
US20050023626A1 (en) * 2003-06-24 2005-02-03 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectrics
US20050020017A1 (en) * 2003-06-24 2005-01-27 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectric layers
US20050029547A1 (en) * 2003-06-24 2005-02-10 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectric layers
US7049192B2 (en) * 2003-06-24 2006-05-23 Micron Technology, Inc. Lanthanide oxide / hafnium oxide dielectrics
US20060024975A1 (en) * 2004-08-02 2006-02-02 Micron Technology, Inc. Atomic layer deposition of zirconium-doped tantalum oxide films
US20060043492A1 (en) * 2004-08-26 2006-03-02 Micron Technology, Inc. Ruthenium gate for a lanthanide oxide dielectric layer
US20060046505A1 (en) * 2004-08-26 2006-03-02 Micron Technology, Inc. Ruthenium gate for a lanthanide oxide dielectric layer
US20060046522A1 (en) * 2004-08-31 2006-03-02 Micron Technology, Inc. Atomic layer deposited lanthanum aluminum oxide dielectric layer
US20060043504A1 (en) * 2004-08-31 2006-03-02 Micron Technology, Inc. Atomic layer deposited titanium aluminum oxide films

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8652957B2 (en) 2001-08-30 2014-02-18 Micron Technology, Inc. High-K gate dielectric oxide
US7670646B2 (en) 2002-05-02 2010-03-02 Micron Technology, Inc. Methods for atomic-layer deposition
US7923381B2 (en) 2002-12-04 2011-04-12 Micron Technology, Inc. Methods of forming electronic devices containing Zr-Sn-Ti-O films
US8445952B2 (en) 2002-12-04 2013-05-21 Micron Technology, Inc. Zr-Sn-Ti-O films
US8765616B2 (en) 2004-08-02 2014-07-01 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US7727905B2 (en) 2004-08-02 2010-06-01 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US7776762B2 (en) 2004-08-02 2010-08-17 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US8288809B2 (en) 2004-08-02 2012-10-16 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US8907486B2 (en) 2004-08-26 2014-12-09 Micron Technology, Inc. Ruthenium for a dielectric containing a lanthanide
US7719065B2 (en) 2004-08-26 2010-05-18 Micron Technology, Inc. Ruthenium layer for a dielectric layer containing a lanthanide oxide
US8558325B2 (en) 2004-08-26 2013-10-15 Micron Technology, Inc. Ruthenium for a dielectric containing a lanthanide
US8237216B2 (en) 2004-08-31 2012-08-07 Micron Technology, Inc. Apparatus having a lanthanum-metal oxide semiconductor device
US8154066B2 (en) 2004-08-31 2012-04-10 Micron Technology, Inc. Titanium aluminum oxide films
US8541276B2 (en) 2004-08-31 2013-09-24 Micron Technology, Inc. Methods of forming an insulating metal oxide
US7867919B2 (en) 2004-08-31 2011-01-11 Micron Technology, Inc. Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer
US7915174B2 (en) 2004-12-13 2011-03-29 Micron Technology, Inc. Dielectric stack containing lanthanum and hafnium
US8278225B2 (en) 2005-01-05 2012-10-02 Micron Technology, Inc. Hafnium tantalum oxide dielectrics
US8524618B2 (en) 2005-01-05 2013-09-03 Micron Technology, Inc. Hafnium tantalum oxide dielectrics
US7754618B2 (en) 2005-02-10 2010-07-13 Micron Technology, Inc. Method of forming an apparatus having a dielectric containing cerium oxide and aluminum oxide
US8399365B2 (en) 2005-03-29 2013-03-19 Micron Technology, Inc. Methods of forming titanium silicon oxide
US8076249B2 (en) 2005-03-29 2011-12-13 Micron Technology, Inc. Structures containing titanium silicon oxide
US7687409B2 (en) 2005-03-29 2010-03-30 Micron Technology, Inc. Atomic layer deposited titanium silicon oxide films
US7662729B2 (en) 2005-04-28 2010-02-16 Micron Technology, Inc. Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US8084808B2 (en) 2005-04-28 2011-12-27 Micron Technology, Inc. Zirconium silicon oxide films
US7700989B2 (en) 2005-05-27 2010-04-20 Micron Technology, Inc. Hafnium titanium oxide films
US8501563B2 (en) 2005-07-20 2013-08-06 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US8921914B2 (en) 2005-07-20 2014-12-30 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US7709402B2 (en) 2006-02-16 2010-05-04 Micron Technology, Inc. Conductive layers for hafnium silicon oxynitride films
US8785312B2 (en) 2006-02-16 2014-07-22 Micron Technology, Inc. Conductive layers for hafnium silicon oxynitride
US8759170B2 (en) 2006-08-31 2014-06-24 Micron Technology, Inc. Hafnium tantalum oxynitride dielectric
US8466016B2 (en) 2006-08-31 2013-06-18 Micron Technolgy, Inc. Hafnium tantalum oxynitride dielectric
US8084370B2 (en) 2006-08-31 2011-12-27 Micron Technology, Inc. Hafnium tantalum oxynitride dielectric

Also Published As

Publication number Publication date
US20070059881A1 (en) 2007-03-15
US7625794B2 (en) 2009-12-01
US7135369B2 (en) 2006-11-14
US20050054165A1 (en) 2005-03-10

Similar Documents

Publication Publication Date Title
US7135369B2 (en) Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US7405454B2 (en) Electronic apparatus with deposited dielectric layers
US7101813B2 (en) Atomic layer deposited Zr-Sn-Ti-O films
US7923381B2 (en) Methods of forming electronic devices containing Zr-Sn-Ti-O films
US7388246B2 (en) Lanthanide doped TiOx dielectric films
US7135421B2 (en) Atomic layer-deposited hafnium aluminum oxide
US7045430B2 (en) Atomic layer-deposited LaAlO3 films for gate dielectrics
US7863667B2 (en) Zirconium titanium oxide films
US7326980B2 (en) Devices with HfSiON dielectric films which are Hf-O rich
US8125038B2 (en) Nanolaminates of hafnium oxide and zirconium oxide

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION