US20060202259A1 - Semiconductor device and method of fabricating the same - Google Patents
Semiconductor device and method of fabricating the same Download PDFInfo
- Publication number
- US20060202259A1 US20060202259A1 US11/133,235 US13323505A US2006202259A1 US 20060202259 A1 US20060202259 A1 US 20060202259A1 US 13323505 A US13323505 A US 13323505A US 2006202259 A1 US2006202259 A1 US 2006202259A1
- Authority
- US
- United States
- Prior art keywords
- insulating film
- gate electrode
- gate
- source
- nitrogen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 55
- 238000004519 manufacturing process Methods 0.000 title claims description 16
- 239000000758 substrate Substances 0.000 claims abstract description 67
- 238000009792 diffusion process Methods 0.000 claims abstract description 57
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 54
- 229910052757 nitrogen Inorganic materials 0.000 claims description 31
- 238000007254 oxidation reaction Methods 0.000 claims description 22
- 230000003647 oxidation Effects 0.000 claims description 19
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 16
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 230000007423 decrease Effects 0.000 claims description 12
- 238000005121 nitriding Methods 0.000 claims description 12
- 230000008719 thickening Effects 0.000 claims description 2
- 239000010408 film Substances 0.000 description 177
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 87
- 229910052710 silicon Inorganic materials 0.000 description 87
- 239000010703 silicon Substances 0.000 description 87
- 238000002955 isolation Methods 0.000 description 18
- 239000000463 material Substances 0.000 description 15
- 230000000694 effects Effects 0.000 description 13
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 10
- 229910052581 Si3N4 Inorganic materials 0.000 description 8
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- 239000012535 impurity Substances 0.000 description 7
- 229910021332 silicide Inorganic materials 0.000 description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 7
- 241000293849 Cordylanthus Species 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000009826 distribution Methods 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- -1 nitrogen ions Chemical class 0.000 description 6
- 238000001020 plasma etching Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 239000013039 cover film Substances 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 230000003064 anti-oxidating effect Effects 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 150000002829 nitrogen Chemical class 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 2
- 229910021342 tungsten silicide Inorganic materials 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Definitions
- the present invention relates to a semiconductor device and a method of fabricating the same.
- FIG. 26 is a schematic view showing a semiconductor device having an elevated source/drain structure according to prior art.
- a gate electrode 3 is formed on a silicon substrate 1 via a gate oxide film 2 , and a metal silicide layer 4 is formed on the gate electrode 3 .
- a gate sidewall oxide film 14 and sidewall insulating film 16 are formed on the side surfaces of the gate electrode 3 .
- the gate oxide film 2 is removed from the surface of the silicon substrate 1 outside the sidewall insulating film 16 , and epitaxially grown silicon layers 20 are formed above the substrate surface position (indicated by the dotted lines in FIG. 26 ).
- An element serving as an impurity is ion-implanted into the silicon layers 20 , and activation annealing is performed, thereby forming elevated source/drain diffusion layers 17 .
- this semiconductor device having the elevated source/drain structure can avoid the short-channel effect.
- a semiconductor device comprises a semiconductor substrate, a gate insulating film formed on the semiconductor substrate, a gate electrode formed on the gate insulating film, a source/drain diffusion layer formed in the semiconductor substrate at both sides of the gate electrode, and a channel region formed in the semiconductor substrate between a source and a drain of the source/drain diffusion layer and arranged below the gate insulating film, wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
- a semiconductor device manufacturing method comprises forming a gate insulating film on a semiconductor substrate, selectively forming a gate electrode on the gate insulating film, forming a nitrogen-containing insulating film by nitriding an exposed portion of the gate insulating film, performing thermal oxidation that an oxide amount at an upper surface of the semiconductor substrate and at a bottom surface of the gate electrode reduces from an end portion to a central portion of a channel region beneath the gate electrode, forming a sidewall layer on a side surface of the gate electrode, and thickening the gate insulating film in a lower end portion of the gate electrode, and forming a source/drain diffusion layer in the semiconductor substrate.
- FIG. 1 is a sectional view showing a semiconductor device according to the first embodiment of the present invention
- FIG. 2 is a partially enlarged schematic view of the semiconductor device shown in FIG. 1 ;
- FIGS. 3 to 8 are sectional views showing the fabrication steps of the semiconductor device according to the first embodiment of the present invention.
- FIG. 9 is a view showing the nitrogen concentration distribution in silicon oxynitride layers according to the first embodiment of the present invention.
- FIGS. 10A and 10B are sectional views showing the fabrication steps of another semiconductor device according to the first embodiment of the present invention, in which after silicon oxynitride layers are formed, a gate oxide film in gaps is removed;
- FIGS. 11A and 11B are sectional views showing the fabrication steps of still another semiconductor device according to the first embodiment of the present invention, in which after a gate electrode is formed, a gate oxide film exposed from the gate electrode is removed;
- FIG. 12 is a sectional view showing the fabrication steps of still another semiconductor device according to the first embodiment of the present invention, in which in a mask material removing step, exposed portions of silicon oxynitride layers are not removed;
- FIG. 13 is a sectional view showing a semiconductor device according to the second embodiment of the present invention.
- FIG. 14 is a partially enlarged schematic view of the semiconductor device shown in FIG. 13 ;
- FIGS. 15A to 22 are sectional views showing the fabrication steps of a nonvolatile semiconductor memory according to the second embodiment of the present invention, in which FIGS. 15A, 16A , 17 A, 18 A, and 19 to 22 are sectional views in a bit line direction (channel length direction), and FIGS. 15B, 16B , 17 B, and 18 B are sectional views in a word line direction (channel width direction);
- FIG. 23 is a view showing the nitrogen concentration distribution in a silicon oxynitride layer according to the second embodiment of the present invention.
- FIGS. 24A and 24B are sectional views showing the fabrication steps of another nonvolatile semiconductor memory according to the second embodiment of the present invention, in which after silicon oxynitride layers are formed, a tunnel oxide film in gaps is removed;
- FIGS. 25A and 25B are sectional views showing the fabrication steps of still another nonvolatile semiconductor memory according to the second embodiment of the present invention, in which after floating gate electrodes are formed, a tunnel oxide film exposed from the floating gate electrodes is removed;
- FIG. 26 is a schematic view showing a semiconductor device having an elevated source/drain structure according to prior art.
- FIG. 1 is a sectional view of a semiconductor device according to the first embodiment of the present invention.
- FIG. 2 is a partially enlarged schematic view of the semiconductor device shown in FIG. 1 . This semiconductor device according to the first embodiment will be explained below.
- a gate electrode G is formed on a silicon substrate (semiconductor substrate) 1 via a gate oxide film 2 , and a channel region C is formed in the silicon substrate 1 below the gate electrode G.
- a gate sidewall oxide film 14 is formed on the side surfaces of the gate electrode G.
- a sidewall insulating film 16 is formed on the side surfaces of the gate sidewall oxide film 14 .
- Source/drain diffusion layers 17 are formed in the silicon substrate 1 so as to sandwich the gate electrode G between them.
- An element isolation insulating film 6 having an STI (Shallow Trench Isolation) structure is formed adjacent to the source/drain diffusion layers 17 .
- Silicon oxynitride layers (nitrogen-containing insulating films) 12 are formed on portions of the source/drain diffusion layers 17 .
- the silicon oxynitride layers 12 are positioned below the sidewall insulating film 16 .
- a metal silicide layer 18 a is formed on the upper surface of the gate electrode G, and metal silicide layers 18 b are formed on the source/drain diffusion layers 17 .
- interface nitride layers 15 are formed in the interface between the gate electrode G and gate oxide film 2 , in the interface between the gate electrode G and gate sidewall oxide film 14 , and in the interface between the gate oxide film 2 and silicon substrate 1 .
- the gate oxide film 2 has a central portion 2 a positioned below the gate electrode G, and end portions 2 b positioned below the gate sidewall oxide film 14 .
- the film thickness of the end portions 2 b of the gate oxide film 2 is larger than that of the central portion 2 a of the gate oxide film 2 , so the film thickness of the gate oxide film 2 gradually increases from the central portion 2 a toward the end portions 2 b .
- the boundary between the gate oxide film 2 and gate sidewall oxide film 14 is unclear; the gate oxide film 2 and gate sidewall oxide film 14 are substantially integrated when formed by thermal oxidation.
- the film thickness of the gate sidewall oxide film 14 decreases from the bottom surface to the upper surface of the gate electrode G.
- the gate length (the width in the lateral direction of the paper) of the gate electrode G increases from the bottom surface to the upper surface.
- a position B of the upper surface of the source/drain diffusion layer 17 is lower than a position A of the bottom surface (the upper surface of the central portion 2 a of the gate oxide film 2 ) of the gate electrode G. Also, positions Ca and Cb of the upper surface (the bottom surfaces of the central portion 2 a and end portion 2 b of the gate oxide film 2 ) of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layer 17 .
- the position Cb of the upper surface (the bottom surface of the end portion 2 b of the gate oxide film 2 ) of the channel region C in the end portion 2 b of the gate oxide film 2 is lower than the position Ca of the upper surface (the bottom surface of the central portion 2 a of the gate oxide film 2 ) of the channel region C in the central portion 2 a of the gate oxide film 2 .
- recession amounts Rca and Rcb from a position S of the upper surface of the silicon substrate 1 to the positions Ca and Cb, respectively, of the upper surface of the channel region C are larger than a recession amount Rb from the position S of the upper surface of the silicon substrate 1 to the position B of the upper surface of the source/drain diffusion layer 17 .
- the recession amount Rcb from the position S of the upper surface of the silicon substrate 1 to the position Cb of the upper surface of the channel region C in the end portion 2 b of the gate oxide film 2 is larger than the recession amount Rca from the position S of the upper surface of the silicon substrate 1 to the position Ca of the upper surface of the channel region C in the central portion 2 a of the gate oxide film 2 .
- a position D of the upper surface of the silicon oxynitride layer 12 is equal to or lower than the position A of the bottom surface of the gate electrode G.
- the source/drain diffusion layer 17 can take various shapes. For example, a so-called extension diffusion layer (or shallow junction region) or the like may also be formed. Also, to suppress the short-channel effect, the dopant impurity concentration at the substrate surface is desirably maximized.
- FIGS. 3 to 8 are sectional views showing the fabrication steps of the semiconductor device according to the first embodiment of the present invention. The fabrication method of the semiconductor device according to the first embodiment will be explained below.
- a gate oxide film 2 having a thickness of, e.g., 5 nm is formed by thermal oxidation on the surface of a silicon substrate 1 in which a desired impurity is doped. Then, an element isolation insulating film 6 serving as element isolation regions is formed in the silicon substrate 1 .
- An example of the material of the element isolation insulating film 6 is a silicon oxide film.
- a polysilicon layer 3 serving as a gate electrode G and a mask material 4 are sequentially deposited by CVD (Chemical Vapor Deposition).
- An example of the mask material 4 is a silicon nitride film.
- a gate electrode G is formed by processing the mask material 4 and polysilicon layer 3 by RIE (Reactive Ion Etching).
- RIE Reactive Ion Etching
- a gate length (channel length) L 1 is, e.g., about 50 nm.
- active nitrogen ions are incident to nitride exposed portions of the gate oxide film 2 .
- This nitriding is so performed that in a region between the gate electrode G and element isolation insulating film 6 , the nitrogen concentration is maximized in the boundary to the element isolation insulating film 6 and minimized in the boundary to the gate electrode G. Consequently, on the silicon substrate 1 between the gate electrode G and element isolation insulating film 6 , silicon oxynitride layers 12 in which the nitrogen concentration is higher than the oxygen concentration are formed.
- Gaps 13 are formed between one end of each silicon oxynitride layer 12 and the end portion of the gate electrode G (one end of each silicon oxynitride layer 12 is not in contact with the end portion of the gate electrode G), and the other end of the silicon oxynitride layer 12 is in contact with the element isolation insulating film 6 .
- nitriding by active nitrogen ions may also be nitriding by charged radical nitrogen performed by using a radical nitriding process, or nitrogen ions may also be drawn by applying a bias to the substrate.
- the gaps 13 are formed because they are hidden by the gate electrode G. However, the gaps 13 need not be formed if the nitrogen concentration is low in the boundaries between the gate electrode G and silicon oxynitride layers 12 .
- a gate sidewall oxide film 14 having a thickness of, e.g., 10 nm is formed on the sidewalls of the gate electrode G.
- the surface portion of the silicon substrate 1 and the bottom portion of the gate electrode G are so oxidized that the oxide amount in the silicon substrate 1 reduces from the end portions to the central portion of the channel region. Since the silicon oxynitride layers 12 on the surface of the silicon substrate 1 function as anti-oxidation layers, the oxidation reaction does not progress in these portions, so bird's beak oxidation of the channel region advances.
- the thickness of the gate oxide film 2 at the lower end portions of the gate electrode G increases, so the film thickness of end portions 2 b of the gate oxide film 2 becomes lager than that of a central portion 2 a of the gate oxide film 2 .
- the film thickness of the end portions 2 b of the gate oxide film 2 is as large as about 10 nm, and that of the central portion 2 a of the gate oxide film 2 is about 6 nm.
- oxynitriding is performed in an NO gas or N 2 O gas ambient at 900° C. to form interface nitride layers 15 in the interface between the gate electrode G and gate oxide film 2 , in the interface between the gate electrode G and gate sidewall oxide film 14 , and in the interface between the gate oxide film 2 and silicon substrate 1 .
- a sidewall insulating film 16 is formed on the side surfaces of the gate electrode G by using a known technique. Note that the interface nitride layers 15 may also be formed after the sidewall insulating film 16 is formed. After that, source/drain diffusion layers 17 are formed in the silicon substrate 1 below the silicon oxynitride layers 12 .
- the mask material 4 is selectively removed.
- the silicon oxynitride layers 12 exposed from the sidewall insulating film 16 are also removed to expose the upper surfaces of the source/drain diffusion layers 17 .
- the upper surfaces of the gate electrode G and source/drain diffusion layers 17 are silicided to form metal silicide layers 18 a and 18 b .
- the metal silicide layers 18 a and 18 b are cobalt silicide, tungsten silicide, and titanium silicide. In this manner, a semiconductor device having a transistor Tr is completed.
- FIG. 9 shows the nitrogen concentration distribution in the silicon oxynitride layers according to the first embodiment of the present invention. This nitrogen concentration distribution in the silicon oxynitride layers according to the first embodiment will be explained below.
- the nitrogen concentration in each silicon oxynitride layer 12 gradually increases from a first end portion adjacent to the gate electrode G to a second end portion opposite to the first end portion. Accordingly, in the silicon oxynitride layer 12 , the nitrogen concentration is lowest in the first end portion and highest in the second end portion.
- the position B of the upper surface of the source/drain diffusion layers 17 is lower than the position A of the bottom surface of the gate electrode G, and the positions Ca and Cb of the upper surface of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layers 17 ( FIG. 2 ). That is, the position of the upper surface of the channel region C can be made lower than that in the conventional devices.
- depletion layers of the source/drain diffusion layers 17 can be separated between the source and drain by the end portions 2 b of the gate oxide film 2 . It is also possible to effectively substantially increase the channel length (source-to-drain distance). Therefore, punch through can be suppressed even when the channel length increases. This makes it possible to suppress the short-channel effect and downsize the transistor Tr.
- the film thickness of the central portion 2 a of the gate oxide film 2 is smaller than that of the end portions 2 b . This increases the gate potential's control over the channel potential, so the short-channel effect can be suppressed more effectively.
- the film thickness of the end portions 2 b of the gate oxide film 2 positioned in the end portions of the gate electrode G is large. This makes it possible to reduce the parasitic capacitance between the gate electrode G and source/drain diffusion layers 17 , so the decrease in operating speed of the transistor can be further suppressed. Also, since the electric fields between the end portions of the gate electrode G and the source/drain diffusion layers 17 can be reduced, changes in transistor characteristics with operation time can be suppressed. Accordingly, the reliability of the transistor Tr can be improved.
- the film thickness of the end portions 2 b of the gate oxide film 2 is large, the distance between the gate electrode G and the source/drain diffusion layer 17 can be increased. In this case, compared to the conventional elevated source/drain structure, the overlap capacitance C between the gate electrode G and source/drain diffusion layer 17 can be reduced. This eliminates the problem of the decrease in operating speed of the transistor Tr.
- the gate length (channel length) L 1 is approximately 50 nm or less. With this prescribed value, the central portion 2 a (channel central portion) of the gate oxide film 2 can be well oxidized in the channel portion thermal oxidation step shown in FIG. 6 .
- the interface nitride layers 15 are formed in the interface between the gate electrode G and gate oxide film 2 , in the interface between the gate electrode G and gate sidewall oxide film 14 , and in the interface between the gate oxide film 2 and silicon substrate 1 . Therefore, it is possible to prevent mixing of an impurity from the gate electrode G or silicon substrate 1 to the gate oxide film 2 .
- the silicon oxynitride layers 12 are formed ( FIG. 5 )
- oxidation readily progresses near the gaps 13 , so the film thickness of the end portions 2 b of the gate oxide film 2 can be further increased.
- the position Cb of the upper surface of the end portion of the channel region C lowers, so the recession amount Rcb can be further increased. This makes it possible to suppress the short-channel effect more effectively.
- the gate electrode G is formed ( FIG. 4 )
- FIG. 11B compared to the structure shown in FIG. 1 , the position B of the upper surfaces of the source/drain layers 17 decreases, and the recession amount Rb increases, but the position Cb of the upper surfaces of the end portions of the cannel region C also decreases, and the recession amount Rcb also increases. Therefore, the short-channel effect can be suppressed as in the structure shown in FIG. 1 .
- the exposed portions of the silicon oxynitride layers 12 may also be kept unremoved in the step of removing the mask material 4 shown in FIG. 8 , by forming the mask material 4 by using a material (e.g., a silicon oxide film) having high selectivity to the silicon oxynitride layers 12 .
- a material e.g., a silicon oxide film
- the silicon oxynitride layers 12 remain on the upper surfaces of the source/drain diffusion layers 17 , so the metal silicide layers 18 b shown in FIG. 1 are not formed.
- the nitrogen concentration is maximized in the boundary between the silicon oxynitride layer 12 and element isolation insulating film 6 , and minimized in the boundary between the silicon oxynitride layer 12 and gate electrode G.
- the second embodiment shows an example of a nonvolatile semiconductor memory including a memory cell transistor having a floating gate electrode and control gate electrode.
- FIG. 13 is a sectional view of the nonvolatile semiconductor memory according to the second embodiment of the present invention.
- FIG. 14 is a partially enlarged schematic view of the nonvolatile semiconductor memory shown in FIG. 13 . This nonvolatile semiconductor memory according to the second embodiment will be described below.
- the second embodiment differs from the first embodiment in that a memory cell transistor Tr of a nonvolatile semiconductor memory is taken as an example. Therefore, the structure of the second embodiment is as follows.
- a floating gate electrode FG is formed on a silicon substrate 101 via a tunnel oxide film 102 , and a control gate electrode CG is formed on the floating gate electrode FG via an inter-electrode insulating film 108 .
- a silicon nitride film 110 is formed on the control gate electrode CG.
- a sidewall cover film 111 is formed on the side surfaces of the silicon nitride film 110 , control gate electrode CG, and inter-electrode insulating film 108 .
- a gate sidewall oxide film 114 is formed on the side surfaces of the floating gate electrode FG.
- a channel region C is formed in the silicon substrate 101 below the floating gate electrode FG.
- Silicon oxynitride layers 112 are formed on inter-cell regions of the silicon substrate 101 .
- Source/drain diffusion layers 117 are formed in the silicon substrate 101 below the silicon oxynitride layers 112 .
- interface nitride layers 115 are formed in the interface between the floating gate electrode FG and tunnel oxide film 102 , in the interface between the floating gate electrode FG and gate sidewall oxide film 114 , and in the interface between the tunnel oxide film 102 and silicon substrate 101 .
- the tunnel oxide film 102 has a central portion 102 a positioned below the floating gate electrode FG, and end portions 102 b positioned below the gate sidewall oxide film 114 .
- the film thickness of the end portions 102 b of the tunnel oxide film 102 is larger than that of the central portion 102 a of the tunnel oxide film 102 , so the film thickness of the tunnel oxide film 102 gradually increases from the central portion 102 a toward the end portions 102 b .
- the boundary between the tunnel oxide film 102 and gate sidewall oxide film 114 is unclear; the tunnel oxide film 102 and gate sidewall oxide film 114 are substantially integrated when formed by thermal oxidation.
- the film thickness of the gate sidewall oxide film 114 decreases from the bottom surface to the upper surface of the floating gate electrode FG.
- the gate length (the width in the lateral direction of the paper) of the floating gate electrode FG increases from the bottom surface to the upper surface.
- a position B of the upper surface of the source/drain diffusion layer 117 is lower than a position A of the bottom surface (the upper surface of the central portion 102 a of the tunnel oxide film 102 ) of the floating gate electrode FG. Also, positions Ca and Cb of the upper surface (the bottom surfaces of the central portion 102 a and end portion 102 b of the tunnel oxide film 102 ) of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layer 117 .
- the position Cb of the upper surface (the bottom surface of the end portion 102 b of the tunnel oxide film 102 ) of the channel region C in the end portion 102 b of the tunnel oxide film 102 is lower than the position Ca of the upper surface (the bottom surface of the central portion 102 a of the tunnel oxide film 102 ) of the channel region C in the central portion 102 a of the tunnel oxide film 102 .
- recession amounts Rca and Rcb from a position S of the upper surface of the silicon substrate 101 to the positions Ca and Cb, respectively, of the upper surface of the channel region C are larger than a recession amount Rb from the position S of the upper surface of the silicon substrate 101 to the position B of the upper surface of the source/drain diffusion layer 117 .
- the recession amount Rcb from the position S of the upper surface of the silicon substrate 101 to the position Cb of the upper surface of the channel region C in the end portion 102 b of the tunnel oxide film 102 is larger than the recession amount Rca from the position S of the upper surface of the silicon substrate 101 to the position Ca of the upper surface of the channel region C in the central portion 102 a of the tunnel oxide film 102 .
- a position D of the upper surface of the silicon oxynitride layer 112 is equal to or lower than the position A of the bottom surface of the floating gate electrode FG.
- FIGS. 15A to 22 are sectional views showing the fabrication steps of the nonvolatile semiconductor memory according to the second embodiment of the present invention.
- FIGS. 15A, 16A , 17 A, 18 A, and 19 to 22 are sectional views in a bit line direction (channel length direction).
- FIGS. 15B, 16B , 17 B, and 18 B are sectional views in a word line direction (channel width direction). The fabrication method of the nonvolatile semiconductor memory according to the second embodiment will be explained below.
- a tunnel oxide film 102 having a thickness of, e.g., 5 nm is formed by thermal oxidation on the surface of a silicon substrate 101 in which a desired impurity is doped. Then, a phosphorus-doped polysilicon layer 103 serving as floating gate electrodes FG and having a thickness of, e.g., 100 nm and a mask material 104 for element isolation processing are sequentially deposited by CVD (Chemical Vapor Deposition).
- CVD Chemical Vapor Deposition
- RIE using a resist mask is performed to sequentially etch the mask material 104 , polysilicon layer 103 , and tunnel oxide film 102 , and etch the exposed regions of the silicon substrate 101 .
- element isolation trenches 105 having a depth d of, e.g., 100 nm are formed.
- a channel width W is, e.g., about 50 nm.
- an element isolation insulating film 106 made of, e.g., a silicon oxide film is deposited on the silicon substrate 101 and mask material 104 , and embedded in the element isolation trenches 105 . After that, CMP (Chemical Mechanical Polishing) is performed to planarize the upper surface of the element isolation insulating film 106 until the mask material 104 is exposed.
- CMP Chemical Mechanical Polishing
- the mask material 104 is selectively etched away. Then, a dilute hydrofluoric acid solution is used to etch away the upper portion of the element isolation insulating film 106 until its upper surface is positioned below the upper surface of the polysilicon layer 103 . In this manner, sidewall surfaces 107 of the polysilicon layer 103 are exposed. A height H of the sidewall surfaces 107 is, e.g., 50 nm.
- an inter-electrode insulating film 108 having a film thickness of, e.g., 15 nm is deposited on the polysilicon layer 103 and element isolation insulating film 106 by CVD.
- the inter-electrode insulating film 108 is an ONO (Oxide Nitride Oxide) film having a three-layered structure including, e.g., a silicon oxide film/silicon nitride film/silicon oxide film each having a film thickness of, e.g., 5 nm.
- a conductive layer 109 serving as control gate electrodes CG and having a thickness of, e.g., 100 nm is deposited on the inter-electrode insulating film 108 .
- the conductive layer 109 has a two-layered structure including a polysilicon layer/tungsten silicide layer. Furthermore, a silicon nitride film 110 serving as a mask material in RIE is deposited on the conductive layer 109 by CVD.
- the silicon nitride film 110 , conductive layer 109 , and inter-electrode insulating film 108 are sequentially etched by RIE using a resist mask (not shown). In this way, control gate electrodes CG made of the conductive layer 109 are patterned.
- a sidewall cover film 111 having a thickness of, e.g., 5 nm is formed on the side surfaces of the silicon nitride film 110 , control gate electrodes CG, and inter-electrode insulating film 108 by low-pressure CVD.
- a silicon nitride film is formed as the sidewall cover film 111 by using low-pressure CVD.
- it is also possible to form a nitride layer by using plasma nitriding, or to perform oxynitriding by using an oxynitriding gas such as NO or N 2 O gas.
- the polysilicon layer 103 is processed by RIE, thereby patterning floating gate electrodes FG made of the polysilicon layer 103 .
- a channel length L 2 is, e.g., about 50 nm.
- active nitrogen ions are incident from openings between adjacent cells to nitride portions of the tunnel oxide film 102 .
- This nitriding is so performed that the nitrogen concentration is maximized in the central portions of the inter-cell regions, and minimized in their end portions. Consequently, on the silicon substrate 101 in the central portions of the inter-cell regions, silicon oxynitride layers 112 in which the nitrogen concentration is higher than the oxygen concentration are formed.
- Gaps 113 are desirably formed between the silicon oxynitride layers 112 and floating gate electrodes FG so that the silicon oxynitride layers 112 are not in contact with the floating gate electrodes FG.
- nitriding by active nitrogen ions may also be nitriding by charged radical nitrogen performed by using a radical nitriding process, or nitrogen ions may also be drawn by applying a bias to the substrate.
- a gate sidewall oxide film 114 having a thickness of, e.g., 10 nm is formed on the side surfaces of each floating gate electrode FG.
- the surface portion of the silicon substrate 101 and the bottom portion of the floating gate electrode FG are so oxidized that the oxide amount in the silicon substrate 101 reduces from the end portions to the central portion of each channel region. Since the silicon oxynitride layers 112 on the substrate surface between the cells function as anti-oxidation layers, the oxidation reaction does not progress in the inter-cell regions, so bird's beak oxidation of the channel regions advances.
- the film thickness of end portions 102 b of the tunnel oxide film 102 becomes larger than that of a central portion 102 a of the tunnel oxide film 102 . That is, the film thickness of the end portions 102 b of the tunnel oxide film 102 is as large as about 10 nm, and that of the central portion 102 a of the tunnel oxide film 102 is about 6 nm. Note that no bird's beak oxidation occurs on the side surfaces of the inter-electrode insulating film 108 because they are covered with the sidewall cover film 111 .
- oxynitriding is performed in an NO gas or N 2 O gas ambient at 900° C. to form interface nitride layers 115 in the interface between the floating gate electrode FG and tunnel oxide film 102 , in the interface between the floating gate electrode FG and gate sidewall oxide film 114 , and in the interface between the gate oxide film 102 and silicon substrate 101 .
- source/drain diffusion layers 117 are formed in the silicon substrate 101 below the silicon oxynitride layers 112 by using a known technique. In this manner, nonvolatile memory transistors Tr are completed.
- FIG. 23 shows the nitrogen concentration distribution in the silicon oxynitride layer according to the second embodiment of the present invention. This nitrogen concentration distribution in the silicon oxynitride layer according to the second embodiment will be explained below.
- the nitrogen concentration in the silicon oxynitride layer 112 gradually increases from its end portions to its central portion. Accordingly, in the silicon oxynitride layer 112 , the nitrogen concentration is lowest in its end portions and highest in its central portion.
- the position B of the upper surface of the source/drain diffusion layers 117 is lower than the position A of the bottom surface of the floating gate electrode FG, and the positions Ca and Cb of the upper surface of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layers 117 ( FIG. 14 ). That is, the position of the upper surface of the channel region C can be made lower than that in the conventional devices.
- depletion layers of the source/drain diffusion layers 117 can be separated between the source and drain by the end portions 102 b of the tunnel oxide film 102 . It is also possible to effectively substantially increase the channel length (source-to-drain distance). Therefore, in the nonvolatile memory cell transistor Tr generally having a low channel impurity concentration, punch through can be suppressed even when the channel length increases. This makes it possible to suppress the short-channel effect, and greatly downsize the memory cell transistor Tr.
- the film thickness of the central portion 102 a of the tunnel oxide film 102 is smaller than that of the end portions 102 b . This increases the gate potential's control over the channel potential, so the short-channel effect can be suppressed more effectively.
- the film thickness of the end portions 102 b of the tunnel oxide film 102 positioned in the end portions of the floating gate electrode FG is large. This makes it possible to reduce the parasitic capacitance between the floating gate electrode FG and source/drain diffusion layers 117 , so the decrease in operating speed of the memory cell transistor Tr can be further suppressed. Also, since the electric fields between the end portions of the floating gate electrode FG and the source/drain diffusion layers 117 can be reduced, the reliability of the memory cell transistor Tr whose reliability is regarded as important can be greatly improved.
- the film thickness of the end portions 102 b of the tunnel oxide film 102 is large, the distance between the floating gate electrode FG and the source/drain diffusion layer 117 can be increased. In this case, compared to the conventional elevated source/drain structure, the overlap capacitance C between the floating gate electrode FG and source/drain diffusion layer 117 can be reduced. This eliminates the problem of the decrease in operating speed of the transistor Tr.
- the gate length (channel length) L 2 of the floating gate electrode FG is approximately 50 nm or less. With this prescribed value, the bird's beak oxidation reaction progresses to the central portion 102 a (channel central portion) of the tunnel oxide film 102 , thereby realizing a preferable transistor structure. In addition, during gate sidewall oxynitriding, the bird's beak nitriding reaction of the tunnel oxide film 102 advances to realize a high-quality film.
- the interface nitride layers 115 are formed in the interface between the floating gate electrode FG and tunnel oxide film 102 , in the interface between the floating gate electrode FG and gate sidewall oxide film 114 , and in the interface between the tunnel oxide film 102 and silicon substrate 101 . Therefore, it is possible to prevent mixing of an impurity from the floating gate electrode FG or silicon substrate 101 to the tunnel oxide film 102 . As a consequence, a low-electric-field leakage current of the tunnel oxide film 102 can be suppressed. Therefore, the charge retention characteristics can be improved.
- the sidewall portions of the inter-electrode insulating film 108 do not undergo bird's beak oxidation because they are covered with the sidewall cover film 118 . This make it possible to implement a cell transistor Tr having a high cell coupling ratio, and suppress variations in cell characteristics.
- the second embodiment after the silicon oxynitride layers 112 are formed ( FIG. 21 ), it is also possible to remove the tunnel oxide film 102 in the gaps 113 or in low-nitrogen-concentration regions by, e.g., a dilute hydrofluoric acid solution ( FIG. 24A ), and then form a gate sidewall oxide film 114 by thermal oxidation.
- oxidation readily progresses near the gaps 113 , so the film thickness of the end portions 102 b of the tunnel oxide film 102 can be further increased.
- the position Cb of the upper surface of the end portion of the channel region C lowers, so the recession amount Rcb can be further increased. This makes it possible to suppress the short-channel effect more effectively.
- the floating gate electrodes FG are formed ( FIG. 20 )
- FIG. 25B compared to the structure shown in FIG. 13 , the position B of the upper surfaces of the source/drain layers 117 decreases, and the recession amount Rb increases, but the position Cb of the upper surfaces of the end portions of the cannel region C also decreases, and the recession amount Rcb also increases. Therefore, the short-channel effect can be suppressed as in the structure shown in FIG. 13 .
- an SOI (Silicon On Insulator) substrate may also be used.
Abstract
A semiconductor device includes a semiconductor substrate, a gate insulating film formed on the semiconductor substrate, a gate electrode formed on the gate insulating film, a source/drain diffusion layer formed in the semiconductor substrate at both sides of the gate electrode, and a channel region formed in the semiconductor substrate between a source and a drain of the source/drain diffusion layer and arranged below the gate insulating film, wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
Description
- This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2005-065812, filed Mar. 9, 2005, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a semiconductor device and a method of fabricating the same.
- 2. Description of the Related Art
- As downsizing of transistor elements advances, a so-called short-channel effect becomes a problem. As a method of avoiding this short-channel effect, an elevated source/drain structure is conventionally known.
-
FIG. 26 is a schematic view showing a semiconductor device having an elevated source/drain structure according to prior art. As shown inFIG. 26 , agate electrode 3 is formed on asilicon substrate 1 via agate oxide film 2, and ametal silicide layer 4 is formed on thegate electrode 3. A gatesidewall oxide film 14 andsidewall insulating film 16 are formed on the side surfaces of thegate electrode 3. Thegate oxide film 2 is removed from the surface of thesilicon substrate 1 outside thesidewall insulating film 16, and epitaxially grownsilicon layers 20 are formed above the substrate surface position (indicated by the dotted lines inFIG. 26 ). An element serving as an impurity is ion-implanted into thesilicon layers 20, and activation annealing is performed, thereby forming elevated source/drain diffusion layers 17. - In the above prior art, ion implantation is performed through the
silicon layers 20 formed above the substrate surface position, so the source/drain diffusion layers 17 can be made shallow. Accordingly, this semiconductor device having the elevated source/drain structure can avoid the short-channel effect. - Unfortunately, this prior art has the problem that an overlap capacitance C between the
gate electrode 3 and the source/drain diffusion layer 17 increases, and this decreases the operating speed of a transistor Tr. In addition, the number of fabrication steps increases, and this increases the device cost. Furthermore, a high-temperature step of epitaxial growth deteriorates the characteristics of the transistor Tr. - Note that prior art reference information related to the invention of this application is, e.g., U.S. Pat. No. 6,335,251.
- A semiconductor device according to a first aspect of the present invention comprises a semiconductor substrate, a gate insulating film formed on the semiconductor substrate, a gate electrode formed on the gate insulating film, a source/drain diffusion layer formed in the semiconductor substrate at both sides of the gate electrode, and a channel region formed in the semiconductor substrate between a source and a drain of the source/drain diffusion layer and arranged below the gate insulating film, wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
- A semiconductor device manufacturing method according to a second aspect of the present invention comprises forming a gate insulating film on a semiconductor substrate, selectively forming a gate electrode on the gate insulating film, forming a nitrogen-containing insulating film by nitriding an exposed portion of the gate insulating film, performing thermal oxidation that an oxide amount at an upper surface of the semiconductor substrate and at a bottom surface of the gate electrode reduces from an end portion to a central portion of a channel region beneath the gate electrode, forming a sidewall layer on a side surface of the gate electrode, and thickening the gate insulating film in a lower end portion of the gate electrode, and forming a source/drain diffusion layer in the semiconductor substrate.
-
FIG. 1 is a sectional view showing a semiconductor device according to the first embodiment of the present invention; -
FIG. 2 is a partially enlarged schematic view of the semiconductor device shown inFIG. 1 ; - FIGS. 3 to 8 are sectional views showing the fabrication steps of the semiconductor device according to the first embodiment of the present invention;
-
FIG. 9 is a view showing the nitrogen concentration distribution in silicon oxynitride layers according to the first embodiment of the present invention; -
FIGS. 10A and 10B are sectional views showing the fabrication steps of another semiconductor device according to the first embodiment of the present invention, in which after silicon oxynitride layers are formed, a gate oxide film in gaps is removed; -
FIGS. 11A and 11B are sectional views showing the fabrication steps of still another semiconductor device according to the first embodiment of the present invention, in which after a gate electrode is formed, a gate oxide film exposed from the gate electrode is removed; -
FIG. 12 is a sectional view showing the fabrication steps of still another semiconductor device according to the first embodiment of the present invention, in which in a mask material removing step, exposed portions of silicon oxynitride layers are not removed; -
FIG. 13 is a sectional view showing a semiconductor device according to the second embodiment of the present invention; -
FIG. 14 is a partially enlarged schematic view of the semiconductor device shown inFIG. 13 ; -
FIGS. 15A to 22 are sectional views showing the fabrication steps of a nonvolatile semiconductor memory according to the second embodiment of the present invention, in whichFIGS. 15A, 16A , 17A, 18A, and 19 to 22 are sectional views in a bit line direction (channel length direction), andFIGS. 15B, 16B , 17B, and 18B are sectional views in a word line direction (channel width direction); -
FIG. 23 is a view showing the nitrogen concentration distribution in a silicon oxynitride layer according to the second embodiment of the present invention; -
FIGS. 24A and 24B are sectional views showing the fabrication steps of another nonvolatile semiconductor memory according to the second embodiment of the present invention, in which after silicon oxynitride layers are formed, a tunnel oxide film in gaps is removed; -
FIGS. 25A and 25B are sectional views showing the fabrication steps of still another nonvolatile semiconductor memory according to the second embodiment of the present invention, in which after floating gate electrodes are formed, a tunnel oxide film exposed from the floating gate electrodes is removed; and -
FIG. 26 is a schematic view showing a semiconductor device having an elevated source/drain structure according to prior art. - Embodiments of the present invention will be described below with reference to the accompanying drawing. In the following description, the same reference numerals denote the same parts throughout the drawing.
-
FIG. 1 is a sectional view of a semiconductor device according to the first embodiment of the present invention.FIG. 2 is a partially enlarged schematic view of the semiconductor device shown inFIG. 1 . This semiconductor device according to the first embodiment will be explained below. - As shown in
FIG. 1 , a gate electrode G is formed on a silicon substrate (semiconductor substrate) 1 via agate oxide film 2, and a channel region C is formed in thesilicon substrate 1 below the gate electrode G. A gatesidewall oxide film 14 is formed on the side surfaces of the gate electrode G. Asidewall insulating film 16 is formed on the side surfaces of the gatesidewall oxide film 14. Source/drain diffusion layers 17 are formed in thesilicon substrate 1 so as to sandwich the gate electrode G between them. An elementisolation insulating film 6 having an STI (Shallow Trench Isolation) structure is formed adjacent to the source/drain diffusion layers 17. Silicon oxynitride layers (nitrogen-containing insulating films) 12 are formed on portions of the source/drain diffusion layers 17. Thesilicon oxynitride layers 12 are positioned below thesidewall insulating film 16. Ametal silicide layer 18 a is formed on the upper surface of the gate electrode G, andmetal silicide layers 18 b are formed on the source/drain diffusion layers 17. In addition,interface nitride layers 15 are formed in the interface between the gate electrode G andgate oxide film 2, in the interface between the gate electrode G and gatesidewall oxide film 14, and in the interface between thegate oxide film 2 andsilicon substrate 1. - The
gate oxide film 2 has acentral portion 2 a positioned below the gate electrode G, andend portions 2 b positioned below the gatesidewall oxide film 14. The film thickness of theend portions 2 b of thegate oxide film 2 is larger than that of thecentral portion 2 a of thegate oxide film 2, so the film thickness of thegate oxide film 2 gradually increases from thecentral portion 2 a toward theend portions 2 b. Also, the boundary between thegate oxide film 2 and gatesidewall oxide film 14 is unclear; thegate oxide film 2 and gatesidewall oxide film 14 are substantially integrated when formed by thermal oxidation. - The film thickness of the gate
sidewall oxide film 14 decreases from the bottom surface to the upper surface of the gate electrode G. In other words, the gate length (the width in the lateral direction of the paper) of the gate electrode G increases from the bottom surface to the upper surface. - As shown in
FIG. 2 , a position B of the upper surface of the source/drain diffusion layer 17 is lower than a position A of the bottom surface (the upper surface of thecentral portion 2 a of the gate oxide film 2) of the gate electrode G. Also, positions Ca and Cb of the upper surface (the bottom surfaces of thecentral portion 2 a andend portion 2 b of the gate oxide film 2) of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layer 17. Furthermore, the position Cb of the upper surface (the bottom surface of theend portion 2 b of the gate oxide film 2) of the channel region C in theend portion 2 b of thegate oxide film 2 is lower than the position Ca of the upper surface (the bottom surface of thecentral portion 2 a of the gate oxide film 2) of the channel region C in thecentral portion 2 a of thegate oxide film 2. - In other words, recession amounts Rca and Rcb from a position S of the upper surface of the
silicon substrate 1 to the positions Ca and Cb, respectively, of the upper surface of the channel region C are larger than a recession amount Rb from the position S of the upper surface of thesilicon substrate 1 to the position B of the upper surface of the source/drain diffusion layer 17. In addition, the recession amount Rcb from the position S of the upper surface of thesilicon substrate 1 to the position Cb of the upper surface of the channel region C in theend portion 2 b of thegate oxide film 2 is larger than the recession amount Rca from the position S of the upper surface of thesilicon substrate 1 to the position Ca of the upper surface of the channel region C in thecentral portion 2 a of thegate oxide film 2. - Also, a position D of the upper surface of the
silicon oxynitride layer 12 is equal to or lower than the position A of the bottom surface of the gate electrode G. - Note that the source/
drain diffusion layer 17 can take various shapes. For example, a so-called extension diffusion layer (or shallow junction region) or the like may also be formed. Also, to suppress the short-channel effect, the dopant impurity concentration at the substrate surface is desirably maximized. - FIGS. 3 to 8 are sectional views showing the fabrication steps of the semiconductor device according to the first embodiment of the present invention. The fabrication method of the semiconductor device according to the first embodiment will be explained below.
- First, as shown in
FIG. 3 , agate oxide film 2 having a thickness of, e.g., 5 nm is formed by thermal oxidation on the surface of asilicon substrate 1 in which a desired impurity is doped. Then, an elementisolation insulating film 6 serving as element isolation regions is formed in thesilicon substrate 1. An example of the material of the elementisolation insulating film 6 is a silicon oxide film. After that, apolysilicon layer 3 serving as a gate electrode G and amask material 4 are sequentially deposited by CVD (Chemical Vapor Deposition). An example of themask material 4 is a silicon nitride film. - As shown in
FIG. 4 , a gate electrode G is formed by processing themask material 4 andpolysilicon layer 3 by RIE (Reactive Ion Etching). In this state, a gate length (channel length) L1 is, e.g., about 50 nm. - As shown in
FIG. 5 , active nitrogen ions (indicated by arrows inFIG. 5 ) are incident to nitride exposed portions of thegate oxide film 2. This nitriding is so performed that in a region between the gate electrode G and elementisolation insulating film 6, the nitrogen concentration is maximized in the boundary to the elementisolation insulating film 6 and minimized in the boundary to the gate electrode G. Consequently, on thesilicon substrate 1 between the gate electrode G and elementisolation insulating film 6, silicon oxynitride layers 12 in which the nitrogen concentration is higher than the oxygen concentration are formed.Gaps 13 are formed between one end of eachsilicon oxynitride layer 12 and the end portion of the gate electrode G (one end of eachsilicon oxynitride layer 12 is not in contact with the end portion of the gate electrode G), and the other end of thesilicon oxynitride layer 12 is in contact with the elementisolation insulating film 6. Note that nitriding by active nitrogen ions may also be nitriding by charged radical nitrogen performed by using a radical nitriding process, or nitrogen ions may also be drawn by applying a bias to the substrate. - In this embodiment, the
gaps 13 are formed because they are hidden by the gate electrode G. However, thegaps 13 need not be formed if the nitrogen concentration is low in the boundaries between the gate electrode G and silicon oxynitride layers 12. - As shown in
FIG. 6 , a gatesidewall oxide film 14 having a thickness of, e.g., 10 nm is formed on the sidewalls of the gate electrode G. In this case, the surface portion of thesilicon substrate 1 and the bottom portion of the gate electrode G are so oxidized that the oxide amount in thesilicon substrate 1 reduces from the end portions to the central portion of the channel region. Since the silicon oxynitride layers 12 on the surface of thesilicon substrate 1 function as anti-oxidation layers, the oxidation reaction does not progress in these portions, so bird's beak oxidation of the channel region advances. Consequently, the thickness of thegate oxide film 2 at the lower end portions of the gate electrode G increases, so the film thickness ofend portions 2 b of thegate oxide film 2 becomes lager than that of acentral portion 2 a of thegate oxide film 2. For example, the film thickness of theend portions 2 b of thegate oxide film 2 is as large as about 10 nm, and that of thecentral portion 2 a of thegate oxide film 2 is about 6 nm. - As shown in
FIG. 7 , oxynitriding is performed in an NO gas or N2O gas ambient at 900° C. to form interface nitride layers 15 in the interface between the gate electrode G andgate oxide film 2, in the interface between the gate electrode G and gatesidewall oxide film 14, and in the interface between thegate oxide film 2 andsilicon substrate 1. Asidewall insulating film 16 is formed on the side surfaces of the gate electrode G by using a known technique. Note that the interface nitride layers 15 may also be formed after thesidewall insulating film 16 is formed. After that, source/drain diffusion layers 17 are formed in thesilicon substrate 1 below the silicon oxynitride layers 12. - As shown in
FIG. 8 , themask material 4 is selectively removed. As a consequence, the silicon oxynitride layers 12 exposed from thesidewall insulating film 16 are also removed to expose the upper surfaces of the source/drain diffusion layers 17. - Then, as shown in
FIG. 1 , the upper surfaces of the gate electrode G and source/drain diffusion layers 17 are silicided to form metal silicide layers 18 a and 18 b. Examples of the metal silicide layers 18 a and 18 b are cobalt silicide, tungsten silicide, and titanium silicide. In this manner, a semiconductor device having a transistor Tr is completed. -
FIG. 9 shows the nitrogen concentration distribution in the silicon oxynitride layers according to the first embodiment of the present invention. This nitrogen concentration distribution in the silicon oxynitride layers according to the first embodiment will be explained below. - As shown in
FIG. 9 , the nitrogen concentration in eachsilicon oxynitride layer 12 gradually increases from a first end portion adjacent to the gate electrode G to a second end portion opposite to the first end portion. Accordingly, in thesilicon oxynitride layer 12, the nitrogen concentration is lowest in the first end portion and highest in the second end portion. - In the first embodiment described above, the position B of the upper surface of the source/drain diffusion layers 17 is lower than the position A of the bottom surface of the gate electrode G, and the positions Ca and Cb of the upper surface of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layers 17 (
FIG. 2 ). That is, the position of the upper surface of the channel region C can be made lower than that in the conventional devices. In particular, depletion layers of the source/drain diffusion layers 17 can be separated between the source and drain by theend portions 2 b of thegate oxide film 2. It is also possible to effectively substantially increase the channel length (source-to-drain distance). Therefore, punch through can be suppressed even when the channel length increases. This makes it possible to suppress the short-channel effect and downsize the transistor Tr. - In addition, the film thickness of the
central portion 2 a of thegate oxide film 2 is smaller than that of theend portions 2 b. This increases the gate potential's control over the channel potential, so the short-channel effect can be suppressed more effectively. - Furthermore, the film thickness of the
end portions 2 b of thegate oxide film 2 positioned in the end portions of the gate electrode G is large. This makes it possible to reduce the parasitic capacitance between the gate electrode G and source/drain diffusion layers 17, so the decrease in operating speed of the transistor can be further suppressed. Also, since the electric fields between the end portions of the gate electrode G and the source/drain diffusion layers 17 can be reduced, changes in transistor characteristics with operation time can be suppressed. Accordingly, the reliability of the transistor Tr can be improved. - Since the film thickness of the
end portions 2 b of thegate oxide film 2 is large, the distance between the gate electrode G and the source/drain diffusion layer 17 can be increased. In this case, compared to the conventional elevated source/drain structure, the overlap capacitance C between the gate electrode G and source/drain diffusion layer 17 can be reduced. This eliminates the problem of the decrease in operating speed of the transistor Tr. - The gate length (channel length) L1 is approximately 50 nm or less. With this prescribed value, the
central portion 2 a (channel central portion) of thegate oxide film 2 can be well oxidized in the channel portion thermal oxidation step shown inFIG. 6 . - Also, the interface nitride layers 15 are formed in the interface between the gate electrode G and
gate oxide film 2, in the interface between the gate electrode G and gatesidewall oxide film 14, and in the interface between thegate oxide film 2 andsilicon substrate 1. Therefore, it is possible to prevent mixing of an impurity from the gate electrode G orsilicon substrate 1 to thegate oxide film 2. - Note that in the first embodiment, after the silicon oxynitride layers 12 are formed (
FIG. 5 ), it is also possible to remove thegate oxide film 2 in the gaps 13 (or low-nitrogen-concentration regions in the boundaries to the gate electrode G) by, e.g., a dilute hydrofluoric acid solution (FIG. 10A ), and then form a gatesidewall oxide film 14 by thermal oxidation. In this case, as shown inFIG. 10B , oxidation readily progresses near thegaps 13, so the film thickness of theend portions 2 b of thegate oxide film 2 can be further increased. Accordingly, the position Cb of the upper surface of the end portion of the channel region C lowers, so the recession amount Rcb can be further increased. This makes it possible to suppress the short-channel effect more effectively. - Likewise, after the gate electrode G is formed (
FIG. 4 ), it is also possible to remove thegate oxide film 2 exposed from the gate electrode G by, e.g., a dilute hydrofluoric acid solution (FIG. 11A ), and then form silicon oxynitride layers 12. In this structure as shown inFIG. 11B , compared to the structure shown inFIG. 1 , the position B of the upper surfaces of the source/drain layers 17 decreases, and the recession amount Rb increases, but the position Cb of the upper surfaces of the end portions of the cannel region C also decreases, and the recession amount Rcb also increases. Therefore, the short-channel effect can be suppressed as in the structure shown inFIG. 1 . In addition, it is possible to form silicon oxynitride layers 12 having an oxidation proof property higher than that of the structure shown inFIG. 1 . - Furthermore, the exposed portions of the silicon oxynitride layers 12 may also be kept unremoved in the step of removing the
mask material 4 shown inFIG. 8 , by forming themask material 4 by using a material (e.g., a silicon oxide film) having high selectivity to the silicon oxynitride layers 12. In this case, as shown inFIG. 12 , the silicon oxynitride layers 12 remain on the upper surfaces of the source/drain diffusion layers 17, so the metal silicide layers 18 b shown inFIG. 1 are not formed. In this structure, between the gate electrode G and elementisolation insulating film 6, the nitrogen concentration is maximized in the boundary between thesilicon oxynitride layer 12 and elementisolation insulating film 6, and minimized in the boundary between thesilicon oxynitride layer 12 and gate electrode G. - The second embodiment shows an example of a nonvolatile semiconductor memory including a memory cell transistor having a floating gate electrode and control gate electrode.
-
FIG. 13 is a sectional view of the nonvolatile semiconductor memory according to the second embodiment of the present invention.FIG. 14 is a partially enlarged schematic view of the nonvolatile semiconductor memory shown inFIG. 13 . This nonvolatile semiconductor memory according to the second embodiment will be described below. - As shown in
FIG. 13 , the second embodiment differs from the first embodiment in that a memory cell transistor Tr of a nonvolatile semiconductor memory is taken as an example. Therefore, the structure of the second embodiment is as follows. - A floating gate electrode FG is formed on a
silicon substrate 101 via atunnel oxide film 102, and a control gate electrode CG is formed on the floating gate electrode FG via an inter-electrodeinsulating film 108. Asilicon nitride film 110 is formed on the control gate electrode CG. Asidewall cover film 111 is formed on the side surfaces of thesilicon nitride film 110, control gate electrode CG, and inter-electrodeinsulating film 108. A gatesidewall oxide film 114 is formed on the side surfaces of the floating gate electrode FG. A channel region C is formed in thesilicon substrate 101 below the floating gate electrode FG. Silicon oxynitride layers 112 are formed on inter-cell regions of thesilicon substrate 101. Source/drain diffusion layers 117 are formed in thesilicon substrate 101 below the silicon oxynitride layers 112. In addition, interface nitride layers 115 are formed in the interface between the floating gate electrode FG andtunnel oxide film 102, in the interface between the floating gate electrode FG and gatesidewall oxide film 114, and in the interface between thetunnel oxide film 102 andsilicon substrate 101. - The
tunnel oxide film 102 has acentral portion 102 a positioned below the floating gate electrode FG, and endportions 102 b positioned below the gatesidewall oxide film 114. The film thickness of theend portions 102 b of thetunnel oxide film 102 is larger than that of thecentral portion 102 a of thetunnel oxide film 102, so the film thickness of thetunnel oxide film 102 gradually increases from thecentral portion 102 a toward theend portions 102 b. Also, the boundary between thetunnel oxide film 102 and gatesidewall oxide film 114 is unclear; thetunnel oxide film 102 and gatesidewall oxide film 114 are substantially integrated when formed by thermal oxidation. - The film thickness of the gate
sidewall oxide film 114 decreases from the bottom surface to the upper surface of the floating gate electrode FG. In other words, the gate length (the width in the lateral direction of the paper) of the floating gate electrode FG increases from the bottom surface to the upper surface. - As shown in
FIG. 14 , a position B of the upper surface of the source/drain diffusion layer 117 is lower than a position A of the bottom surface (the upper surface of thecentral portion 102 a of the tunnel oxide film 102) of the floating gate electrode FG. Also, positions Ca and Cb of the upper surface (the bottom surfaces of thecentral portion 102 a andend portion 102 b of the tunnel oxide film 102) of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layer 117. Furthermore, the position Cb of the upper surface (the bottom surface of theend portion 102 b of the tunnel oxide film 102) of the channel region C in theend portion 102 b of thetunnel oxide film 102 is lower than the position Ca of the upper surface (the bottom surface of thecentral portion 102 a of the tunnel oxide film 102) of the channel region C in thecentral portion 102 a of thetunnel oxide film 102. - In other words, recession amounts Rca and Rcb from a position S of the upper surface of the
silicon substrate 101 to the positions Ca and Cb, respectively, of the upper surface of the channel region C are larger than a recession amount Rb from the position S of the upper surface of thesilicon substrate 101 to the position B of the upper surface of the source/drain diffusion layer 117. In addition, the recession amount Rcb from the position S of the upper surface of thesilicon substrate 101 to the position Cb of the upper surface of the channel region C in theend portion 102 b of thetunnel oxide film 102 is larger than the recession amount Rca from the position S of the upper surface of thesilicon substrate 101 to the position Ca of the upper surface of the channel region C in thecentral portion 102 a of thetunnel oxide film 102. - Also, a position D of the upper surface of the
silicon oxynitride layer 112 is equal to or lower than the position A of the bottom surface of the floating gate electrode FG. -
FIGS. 15A to 22 are sectional views showing the fabrication steps of the nonvolatile semiconductor memory according to the second embodiment of the present invention.FIGS. 15A, 16A , 17A, 18A, and 19 to 22 are sectional views in a bit line direction (channel length direction).FIGS. 15B, 16B , 17B, and 18B are sectional views in a word line direction (channel width direction). The fabrication method of the nonvolatile semiconductor memory according to the second embodiment will be explained below. - First, as shown in
FIGS. 15A and 15B , atunnel oxide film 102 having a thickness of, e.g., 5 nm is formed by thermal oxidation on the surface of asilicon substrate 101 in which a desired impurity is doped. Then, a phosphorus-dopedpolysilicon layer 103 serving as floating gate electrodes FG and having a thickness of, e.g., 100 nm and amask material 104 for element isolation processing are sequentially deposited by CVD (Chemical Vapor Deposition). After that, RIE using a resist mask (not shown) is performed to sequentially etch themask material 104,polysilicon layer 103, andtunnel oxide film 102, and etch the exposed regions of thesilicon substrate 101. As a consequence,element isolation trenches 105 having a depth d of, e.g., 100 nm are formed. A channel width W is, e.g., about 50 nm. - As shown in
FIGS. 16A and 16B , an elementisolation insulating film 106 made of, e.g., a silicon oxide film is deposited on thesilicon substrate 101 andmask material 104, and embedded in theelement isolation trenches 105. After that, CMP (Chemical Mechanical Polishing) is performed to planarize the upper surface of the elementisolation insulating film 106 until themask material 104 is exposed. - As shown in
FIGS. 17A and 17B , themask material 104 is selectively etched away. Then, a dilute hydrofluoric acid solution is used to etch away the upper portion of the elementisolation insulating film 106 until its upper surface is positioned below the upper surface of thepolysilicon layer 103. In this manner, sidewall surfaces 107 of thepolysilicon layer 103 are exposed. A height H of the sidewall surfaces 107 is, e.g., 50 nm. - As shown in
FIGS. 18A and 18B , an inter-electrodeinsulating film 108 having a film thickness of, e.g., 15 nm is deposited on thepolysilicon layer 103 and elementisolation insulating film 106 by CVD. The inter-electrodeinsulating film 108 is an ONO (Oxide Nitride Oxide) film having a three-layered structure including, e.g., a silicon oxide film/silicon nitride film/silicon oxide film each having a film thickness of, e.g., 5 nm. After that, aconductive layer 109 serving as control gate electrodes CG and having a thickness of, e.g., 100 nm is deposited on the inter-electrodeinsulating film 108. Theconductive layer 109 has a two-layered structure including a polysilicon layer/tungsten silicide layer. Furthermore, asilicon nitride film 110 serving as a mask material in RIE is deposited on theconductive layer 109 by CVD. - Then, as shown in
FIG. 19 , thesilicon nitride film 110,conductive layer 109, and inter-electrodeinsulating film 108 are sequentially etched by RIE using a resist mask (not shown). In this way, control gate electrodes CG made of theconductive layer 109 are patterned. After that, asidewall cover film 111 having a thickness of, e.g., 5 nm is formed on the side surfaces of thesilicon nitride film 110, control gate electrodes CG, and inter-electrodeinsulating film 108 by low-pressure CVD. Note that in this embodiment, a silicon nitride film is formed as thesidewall cover film 111 by using low-pressure CVD. However, it is also possible to form a nitride layer by using plasma nitriding, or to perform oxynitriding by using an oxynitriding gas such as NO or N2O gas. - As shown in
FIG. 20 , thepolysilicon layer 103 is processed by RIE, thereby patterning floating gate electrodes FG made of thepolysilicon layer 103. A channel length L2 is, e.g., about 50 nm. - As shown in
FIG. 21 , active nitrogen ions (indicated by arrows inFIG. 21 ) are incident from openings between adjacent cells to nitride portions of thetunnel oxide film 102. This nitriding is so performed that the nitrogen concentration is maximized in the central portions of the inter-cell regions, and minimized in their end portions. Consequently, on thesilicon substrate 101 in the central portions of the inter-cell regions, silicon oxynitride layers 112 in which the nitrogen concentration is higher than the oxygen concentration are formed.Gaps 113 are desirably formed between the silicon oxynitride layers 112 and floating gate electrodes FG so that the silicon oxynitride layers 112 are not in contact with the floating gate electrodes FG. Note that if the nitrogen concentration is low, the silicon oxynitride layers 112 can be in contact with the floating gate electrodes FG. Note also that nitriding by active nitrogen ions may also be nitriding by charged radical nitrogen performed by using a radical nitriding process, or nitrogen ions may also be drawn by applying a bias to the substrate. - As shown in
FIG. 22 , a gatesidewall oxide film 114 having a thickness of, e.g., 10 nm is formed on the side surfaces of each floating gate electrode FG. In this case, the surface portion of thesilicon substrate 101 and the bottom portion of the floating gate electrode FG are so oxidized that the oxide amount in thesilicon substrate 101 reduces from the end portions to the central portion of each channel region. Since the silicon oxynitride layers 112 on the substrate surface between the cells function as anti-oxidation layers, the oxidation reaction does not progress in the inter-cell regions, so bird's beak oxidation of the channel regions advances. Consequently, the film thickness ofend portions 102 b of thetunnel oxide film 102 becomes larger than that of acentral portion 102 a of thetunnel oxide film 102. That is, the film thickness of theend portions 102 b of thetunnel oxide film 102 is as large as about 10 nm, and that of thecentral portion 102 a of thetunnel oxide film 102 is about 6 nm. Note that no bird's beak oxidation occurs on the side surfaces of the inter-electrodeinsulating film 108 because they are covered with thesidewall cover film 111. - Then, as shown in
FIG. 13 , oxynitriding is performed in an NO gas or N2O gas ambient at 900° C. to form interface nitride layers 115 in the interface between the floating gate electrode FG andtunnel oxide film 102, in the interface between the floating gate electrode FG and gatesidewall oxide film 114, and in the interface between thegate oxide film 102 andsilicon substrate 101. After that, source/drain diffusion layers 117 are formed in thesilicon substrate 101 below the silicon oxynitride layers 112 by using a known technique. In this manner, nonvolatile memory transistors Tr are completed. -
FIG. 23 shows the nitrogen concentration distribution in the silicon oxynitride layer according to the second embodiment of the present invention. This nitrogen concentration distribution in the silicon oxynitride layer according to the second embodiment will be explained below. - As shown in
FIG. 23 , the nitrogen concentration in thesilicon oxynitride layer 112 gradually increases from its end portions to its central portion. Accordingly, in thesilicon oxynitride layer 112, the nitrogen concentration is lowest in its end portions and highest in its central portion. - In the second embodiment described above, substantially the same effects as in the first embodiment can be obtained as follows.
- The position B of the upper surface of the source/drain diffusion layers 117 is lower than the position A of the bottom surface of the floating gate electrode FG, and the positions Ca and Cb of the upper surface of the channel region C are lower than the position B of the upper surface of the source/drain diffusion layers 117 (
FIG. 14 ). That is, the position of the upper surface of the channel region C can be made lower than that in the conventional devices. In particular, depletion layers of the source/drain diffusion layers 117 can be separated between the source and drain by theend portions 102 b of thetunnel oxide film 102. It is also possible to effectively substantially increase the channel length (source-to-drain distance). Therefore, in the nonvolatile memory cell transistor Tr generally having a low channel impurity concentration, punch through can be suppressed even when the channel length increases. This makes it possible to suppress the short-channel effect, and greatly downsize the memory cell transistor Tr. - In addition, the film thickness of the
central portion 102 a of thetunnel oxide film 102 is smaller than that of theend portions 102 b. This increases the gate potential's control over the channel potential, so the short-channel effect can be suppressed more effectively. - Furthermore, the film thickness of the
end portions 102 b of thetunnel oxide film 102 positioned in the end portions of the floating gate electrode FG is large. This makes it possible to reduce the parasitic capacitance between the floating gate electrode FG and source/drain diffusion layers 117, so the decrease in operating speed of the memory cell transistor Tr can be further suppressed. Also, since the electric fields between the end portions of the floating gate electrode FG and the source/drain diffusion layers 117 can be reduced, the reliability of the memory cell transistor Tr whose reliability is regarded as important can be greatly improved. - Since the film thickness of the
end portions 102 b of thetunnel oxide film 102 is large, the distance between the floating gate electrode FG and the source/drain diffusion layer 117 can be increased. In this case, compared to the conventional elevated source/drain structure, the overlap capacitance C between the floating gate electrode FG and source/drain diffusion layer 117 can be reduced. This eliminates the problem of the decrease in operating speed of the transistor Tr. - The gate length (channel length) L2 of the floating gate electrode FG is approximately 50 nm or less. With this prescribed value, the bird's beak oxidation reaction progresses to the
central portion 102 a (channel central portion) of thetunnel oxide film 102, thereby realizing a preferable transistor structure. In addition, during gate sidewall oxynitriding, the bird's beak nitriding reaction of thetunnel oxide film 102 advances to realize a high-quality film. - Also, the interface nitride layers 115 are formed in the interface between the floating gate electrode FG and
tunnel oxide film 102, in the interface between the floating gate electrode FG and gatesidewall oxide film 114, and in the interface between thetunnel oxide film 102 andsilicon substrate 101. Therefore, it is possible to prevent mixing of an impurity from the floating gate electrode FG orsilicon substrate 101 to thetunnel oxide film 102. As a consequence, a low-electric-field leakage current of thetunnel oxide film 102 can be suppressed. Therefore, the charge retention characteristics can be improved. - Furthermore, the sidewall portions of the inter-electrode
insulating film 108 do not undergo bird's beak oxidation because they are covered with the sidewall cover film 118. This make it possible to implement a cell transistor Tr having a high cell coupling ratio, and suppress variations in cell characteristics. - Note that in the second embodiment, after the silicon oxynitride layers 112 are formed (
FIG. 21 ), it is also possible to remove thetunnel oxide film 102 in thegaps 113 or in low-nitrogen-concentration regions by, e.g., a dilute hydrofluoric acid solution (FIG. 24A ), and then form a gatesidewall oxide film 114 by thermal oxidation. In this case, as shown inFIG. 24B , oxidation readily progresses near thegaps 113, so the film thickness of theend portions 102 b of thetunnel oxide film 102 can be further increased. Accordingly, the position Cb of the upper surface of the end portion of the channel region C lowers, so the recession amount Rcb can be further increased. This makes it possible to suppress the short-channel effect more effectively. - Likewise, after the floating gate electrodes FG are formed (
FIG. 20 ), it is also possible to remove thetunnel oxide film 102 exposed from the floating gate electrodes FG by, e.g., a dilute hydrofluoric acid solution (FIG. 25A ), and then form silicon oxynitride layers 112. In this structure as shown inFIG. 25B , compared to the structure shown inFIG. 13 , the position B of the upper surfaces of the source/drain layers 117 decreases, and the recession amount Rb increases, but the position Cb of the upper surfaces of the end portions of the cannel region C also decreases, and the recession amount Rcb also increases. Therefore, the short-channel effect can be suppressed as in the structure shown inFIG. 13 . In addition, it is possible to form the silicon oxynitride layers 112 having an oxidation preventing power higher than that of the structure shown inFIG. 13 . - The present invention is not limited to the above embodiments, but can be variously modified, when practiced, without departing from the spirit and scope of the invention. For example, an SOI (Silicon On Insulator) substrate may also be used.
- Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
Claims (20)
1. A semiconductor device comprising:
a semiconductor substrate;
a gate insulating film formed on the semiconductor substrate;
a gate electrode formed on the gate insulating film;
a source/drain diffusion layer formed in the semiconductor substrate at both sides of the gate electrode; and
a channel region formed in the semiconductor substrate between a source and a drain of the source/drain diffusion layer and arranged below the gate insulating film,
wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
2. The device according to claim 1 , wherein a film thickness of the gate insulating film increases from a center of the channel region toward the source/drain diffusion layer.
3. The device according to claim 1 , further comprising a nitrogen-containing insulating film formed on the source/drain diffusion layer.
4. The device according to claim 3 , wherein a nitrogen concentration in a first end portion of the nitrogen-containing insulating film, which is adjacent to the gate electrode is lower than a nitrogen concentration in a second end portion of the nitrogen-containing insulating film, which is opposite to the first end portion of the nitrogen-containing insulating film.
5. The device according to claim 3 , wherein an upper surface of the nitrogen-containing insulating film is positioned below the bottom surface of the gate electrode.
6. The device according to claim 1 , further comprising a gate sidewall oxide film which is formed on a side surface of the gate electrode, and thins from the bottom surface to an upper surface of the gate electrode.
7. The device according to claim 1 , further comprising an interface nitride layer formed in a first interface between the gate electrode and gate insulating film, and in a second interface between the gate insulating film and semiconductor substrate.
8. The device according to claim 1 , in which the gate electrode is a floating gate electrode of a nonvolatile memory cell transistor, and the gate insulating film is a tunnel insulating film, and
which further comprises:
an inter-electrode insulating film formed on the gate electrode; and
a control gate electrode formed on the inter-electrode insulating film.
9. The device according to claim 8 , further comprising a nitrogen-containing insulating film formed on the source/drain diffusion layer.
10. The device according to claim 9 , wherein a nitrogen concentration in an end portion of the nitrogen-containing insulating film is lower than a nitrogen concentration in a central portion of the nitrogen-containing insulating film.
11. A semiconductor device manufacturing method comprising:
forming a gate insulating film on a semiconductor substrate;
selectively forming a gate electrode on the gate insulating film;
forming a nitrogen-containing insulating film by nitriding an exposed portion of the gate insulating film;
performing thermal oxidation that an oxide amount at an upper surface of the semiconductor substrate and at a bottom surface of the gate electrode reduces from an end portion to a central portion of a channel region beneath the gate electrode, forming a sidewall layer on a side surface of the gate electrode, and thickening the gate insulating film in a lower end portion of the gate electrode; and
forming a source/drain diffusion layer in the semiconductor substrate.
12. The method according to claim 11 , wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
13. The method according to claim 11 , wherein the nitrogen-containing insulating film is formed that a nitrogen concentration in a first end portion of the nitrogen-containing insulating film, which is adjacent to the gate electrode is lower than a nitrogen concentration in a second end portion of the nitrogen-containing insulating film, which is opposite to the first end portion of the nitrogen-containing insulating film.
14. The method according to claim 11 , further comprising forming a gap between the nitrogen-containing insulating film and an end portion of the gate electrode.
15. The method according to claim 11 , further comprising forming an interface nitride layer in a first interface between the gate electrode and gate insulating film, and in a second interface between the gate insulating film and semiconductor substrate.
16. The method according to claim 11 , wherein the thermal oxidation increases a film thickness of the gate insulating film from a center of the channel region toward the source/drain diffusion layer.
17. The method according to claim 11 , wherein a film thickness of the sidewall layer decreases from the bottom surface to an upper surface of the gate electrode.
18. The method according to claim 11 , further comprising removing the gate insulating film below an end portion of the gate electrode, after the nitrogen-containing insulating film is formed and before the thermal oxidation is performed.
19. The method according to claim 11 , in which the gate electrode is a floating gate electrode of a nonvolatile memory cell transistor, and the gate insulating film is a tunnel insulating film, and
which further comprises:
forming an inter-electrode insulating film on the gate electrode; and
forming a control gate electrode on the inter-electrode insulating film.
20. The method according to claim 19 , wherein an upper surface of the source/drain diffusion layer is positioned below a bottom surface of the gate electrode, and an upper surface of the channel region is positioned below the upper surface of the source/drain diffusion layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/457,892 US8026133B2 (en) | 2005-03-09 | 2009-06-24 | Method of fabricating a semiconductor device with a non-uniform gate insulating film |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005065812A JP2006253311A (en) | 2005-03-09 | 2005-03-09 | Semiconductor device and its manufacturing method |
JP2005-065812 | 2005-03-09 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/457,892 Division US8026133B2 (en) | 2005-03-09 | 2009-06-24 | Method of fabricating a semiconductor device with a non-uniform gate insulating film |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060202259A1 true US20060202259A1 (en) | 2006-09-14 |
Family
ID=36969925
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/133,235 Abandoned US20060202259A1 (en) | 2005-03-09 | 2005-05-20 | Semiconductor device and method of fabricating the same |
US12/457,892 Expired - Fee Related US8026133B2 (en) | 2005-03-09 | 2009-06-24 | Method of fabricating a semiconductor device with a non-uniform gate insulating film |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/457,892 Expired - Fee Related US8026133B2 (en) | 2005-03-09 | 2009-06-24 | Method of fabricating a semiconductor device with a non-uniform gate insulating film |
Country Status (2)
Country | Link |
---|---|
US (2) | US20060202259A1 (en) |
JP (1) | JP2006253311A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110053339A1 (en) * | 2009-08-25 | 2011-03-03 | Yoshio Ozawa | Method for manufacturing semiconductor device |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5232425B2 (en) * | 2007-09-10 | 2013-07-10 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US9412640B2 (en) | 2013-01-25 | 2016-08-09 | GlobalFoundries, Inc. | Semiconductor device including substrate contact and related method |
US11152381B1 (en) * | 2020-04-13 | 2021-10-19 | HeFeChip Corporation Limited | MOS transistor having lower gate-to-source/drain breakdown voltage and one-time programmable memory device using the same |
US11114140B1 (en) | 2020-04-23 | 2021-09-07 | HeFeChip Corporation Limited | One time programmable (OTP) bits for physically unclonable functions |
US11437082B2 (en) | 2020-05-17 | 2022-09-06 | HeFeChip Corporation Limited | Physically unclonable function circuit having lower gate-to-source/drain breakdown voltage |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4477962A (en) * | 1978-05-26 | 1984-10-23 | Rockwell International Corporation | Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines |
US5051794A (en) * | 1988-07-05 | 1991-09-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and method for manufacturing the same |
US5306655A (en) * | 1990-07-24 | 1994-04-26 | Matsushita Electric Industrial Co., Ltd. | Structure and method of manufacture for MOS field effect transistor having lightly doped drain and source diffusion regions |
US5314834A (en) * | 1991-08-26 | 1994-05-24 | Motorola, Inc. | Field effect transistor having a gate dielectric with variable thickness |
US5434813A (en) * | 1992-09-02 | 1995-07-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and manufacturing method of the same |
US6020260A (en) * | 1997-06-25 | 2000-02-01 | Advanced Micro Devices, Inc. | Method of fabricating a semiconductor device having nitrogen-bearing gate electrode |
US6069041A (en) * | 1996-11-27 | 2000-05-30 | Sharp Kabushiki Kaisha | Process for manufacturing non-volatile semiconductor memory device by introducing nitrogen atoms |
US6215163B1 (en) * | 1997-03-10 | 2001-04-10 | Fujitsu Limited | Semiconductor device and method of manufacturing the same where the nitrogen concentration in an oxynitride insulating layer is varied |
US6281558B1 (en) * | 1998-03-26 | 2001-08-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
US6303448B1 (en) * | 1998-11-05 | 2001-10-16 | Taiwan Semiconductor Manufacturing Company | Method for fabricating raised source/drain structures |
US20010042894A1 (en) * | 1995-12-11 | 2001-11-22 | Lawrence N. Brigham | Transistor having a deposited dual-layer spacer structure |
US6335251B2 (en) * | 1998-05-29 | 2002-01-01 | Kabushiki Kaisha Toshiba | Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor |
US20020182831A1 (en) * | 2001-06-04 | 2002-12-05 | Masakatsu Tsuchiaki | Semiconductor device and method of manufacturing the same |
US6498374B1 (en) * | 1999-07-01 | 2002-12-24 | Kabushiki Kaisha Toshiba | MOS semiconductor device having gate insulating film containing nitrogen |
US6531410B2 (en) * | 2001-02-27 | 2003-03-11 | International Business Machines Corporation | Intrinsic dual gate oxide MOSFET using a damascene gate process |
US20030077864A1 (en) * | 1999-09-24 | 2003-04-24 | Kabushiki Kaisha Toshiba | Semiconductor device and its manufacturing method |
US20030082861A1 (en) * | 2001-10-29 | 2003-05-01 | Nec Corporation | Method for fabricating a MOSFET |
US20030107041A1 (en) * | 2001-12-11 | 2003-06-12 | Nissan Motor Co., Ltd. | Silicon carbide semiconductor device and its manufacturing method |
US6642105B2 (en) * | 1999-12-24 | 2003-11-04 | Samsung Electronics Co., Ltd. | Semiconductor device having multi-gate insulating layers and methods of fabricating the same |
US6713826B2 (en) * | 1999-03-25 | 2004-03-30 | Matsushita Electric Industrial Co., Ltd | Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof |
US20040084731A1 (en) * | 2001-03-29 | 2004-05-06 | Kabushiki Kaisha Toshiba | Semiconductor device comprising buried channel region and method for manufacturing the same |
US6797556B2 (en) * | 1999-12-30 | 2004-09-28 | Intel Corporation | MOS transistor structure and method of fabrication |
US6812536B2 (en) * | 2002-09-06 | 2004-11-02 | Renesas Technology Corp. | MOSFET with graded gate oxide layer |
US20050009284A1 (en) * | 1998-01-23 | 2005-01-13 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US20050012172A1 (en) * | 2000-10-25 | 2005-01-20 | Kohji Kanamori | Semiconductor device and its manufacturing method |
US20050032322A1 (en) * | 2003-08-05 | 2005-02-10 | Kim Sung-Min | Metal oxide semiconductor (MOS) transistors having three dimensional channels and methods of fabricating the same |
US20050085027A1 (en) * | 2002-03-08 | 2005-04-21 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050106897A1 (en) * | 2003-11-14 | 2005-05-19 | Samsung Electronics Co., Ltd. | Method of manufacturing a thin dielectric layer using a heat treatment and a semiconductor device formed using the method |
US20050233513A1 (en) * | 2002-12-13 | 2005-10-20 | Samsung Electronics Co., Ltd. | MOS transistor having a recessed gate electrode and fabrication method thereof |
US7189618B2 (en) * | 2004-07-21 | 2007-03-13 | Hynix Semiconductor Inc. | Method of manufacturing a transistor of a semiconductor device |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07307467A (en) * | 1994-05-13 | 1995-11-21 | Fujitsu Ltd | Semiconductor device and its manufacture |
US5650344A (en) * | 1995-07-17 | 1997-07-22 | Harris Corporation | Method of making non-uniformly nitrided gate oxide |
US5827769A (en) * | 1996-11-20 | 1998-10-27 | Intel Corporation | Method for fabricating a transistor with increased hot carrier resistance by nitridizing and annealing the sidewall oxide of the gate electrode |
JPH10173177A (en) * | 1996-12-10 | 1998-06-26 | Mitsubishi Electric Corp | Manufacture of mis transistor |
US6037639A (en) * | 1997-06-09 | 2000-03-14 | Micron Technology, Inc. | Fabrication of integrated devices using nitrogen implantation |
JPH11154711A (en) * | 1997-11-20 | 1999-06-08 | Toshiba Corp | Manufacture of semiconductor device |
US6355580B1 (en) * | 1998-09-03 | 2002-03-12 | Micron Technology, Inc. | Ion-assisted oxidation methods and the resulting structures |
JP2000269496A (en) * | 1999-03-18 | 2000-09-29 | Toshiba Corp | Manufacture of semiconductor device |
JP3875455B2 (en) * | 1999-04-28 | 2007-01-31 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP4397491B2 (en) * | 1999-11-30 | 2010-01-13 | 財団法人国際科学振興財団 | Semiconductor device using silicon having 111 plane orientation on surface and method of forming the same |
KR100357225B1 (en) * | 2000-02-29 | 2002-10-19 | 주식회사 하이닉스반도체 | Method for fabricating conductive layer pattern for semiconductor devices |
JP4615755B2 (en) * | 2001-04-04 | 2011-01-19 | セイコーインスツル株式会社 | Manufacturing method of semiconductor device |
JP4940514B2 (en) * | 2001-07-23 | 2012-05-30 | ソニー株式会社 | Manufacturing method of semiconductor device |
JP4256340B2 (en) * | 2002-05-16 | 2009-04-22 | 東京エレクトロン株式会社 | Substrate processing method |
JP3637332B2 (en) * | 2002-05-29 | 2005-04-13 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP3805750B2 (en) * | 2003-01-21 | 2006-08-09 | 株式会社東芝 | Complementary field effect transistor and manufacturing method thereof |
JP2005101503A (en) * | 2003-03-26 | 2005-04-14 | Fujitsu Ltd | Semiconductor device, and manufacturing method thereof |
US7015534B2 (en) * | 2003-10-14 | 2006-03-21 | Texas Instruments Incorporated | Encapsulated MOS transistor gate structures and methods for making the same |
US7485516B2 (en) * | 2005-11-21 | 2009-02-03 | International Business Machines Corporation | Method of ion implantation of nitrogen into semiconductor substrate prior to oxidation for offset spacer formation |
-
2005
- 2005-03-09 JP JP2005065812A patent/JP2006253311A/en active Pending
- 2005-05-20 US US11/133,235 patent/US20060202259A1/en not_active Abandoned
-
2009
- 2009-06-24 US US12/457,892 patent/US8026133B2/en not_active Expired - Fee Related
Patent Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4477962A (en) * | 1978-05-26 | 1984-10-23 | Rockwell International Corporation | Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines |
US5051794A (en) * | 1988-07-05 | 1991-09-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and method for manufacturing the same |
US5306655A (en) * | 1990-07-24 | 1994-04-26 | Matsushita Electric Industrial Co., Ltd. | Structure and method of manufacture for MOS field effect transistor having lightly doped drain and source diffusion regions |
US5314834A (en) * | 1991-08-26 | 1994-05-24 | Motorola, Inc. | Field effect transistor having a gate dielectric with variable thickness |
US5434813A (en) * | 1992-09-02 | 1995-07-18 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and manufacturing method of the same |
US20010042894A1 (en) * | 1995-12-11 | 2001-11-22 | Lawrence N. Brigham | Transistor having a deposited dual-layer spacer structure |
US6069041A (en) * | 1996-11-27 | 2000-05-30 | Sharp Kabushiki Kaisha | Process for manufacturing non-volatile semiconductor memory device by introducing nitrogen atoms |
US6215163B1 (en) * | 1997-03-10 | 2001-04-10 | Fujitsu Limited | Semiconductor device and method of manufacturing the same where the nitrogen concentration in an oxynitride insulating layer is varied |
US6020260A (en) * | 1997-06-25 | 2000-02-01 | Advanced Micro Devices, Inc. | Method of fabricating a semiconductor device having nitrogen-bearing gate electrode |
US20050009284A1 (en) * | 1998-01-23 | 2005-01-13 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6281558B1 (en) * | 1998-03-26 | 2001-08-28 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
US6335251B2 (en) * | 1998-05-29 | 2002-01-01 | Kabushiki Kaisha Toshiba | Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor |
US6303448B1 (en) * | 1998-11-05 | 2001-10-16 | Taiwan Semiconductor Manufacturing Company | Method for fabricating raised source/drain structures |
US6713826B2 (en) * | 1999-03-25 | 2004-03-30 | Matsushita Electric Industrial Co., Ltd | Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof |
US6498374B1 (en) * | 1999-07-01 | 2002-12-24 | Kabushiki Kaisha Toshiba | MOS semiconductor device having gate insulating film containing nitrogen |
US20030077864A1 (en) * | 1999-09-24 | 2003-04-24 | Kabushiki Kaisha Toshiba | Semiconductor device and its manufacturing method |
US6642105B2 (en) * | 1999-12-24 | 2003-11-04 | Samsung Electronics Co., Ltd. | Semiconductor device having multi-gate insulating layers and methods of fabricating the same |
US6797556B2 (en) * | 1999-12-30 | 2004-09-28 | Intel Corporation | MOS transistor structure and method of fabrication |
US20050012172A1 (en) * | 2000-10-25 | 2005-01-20 | Kohji Kanamori | Semiconductor device and its manufacturing method |
US7439602B2 (en) * | 2000-10-25 | 2008-10-21 | Nec Electronics Corporation | Semiconductor device and its manufacturing method |
US6531410B2 (en) * | 2001-02-27 | 2003-03-11 | International Business Machines Corporation | Intrinsic dual gate oxide MOSFET using a damascene gate process |
US20040084731A1 (en) * | 2001-03-29 | 2004-05-06 | Kabushiki Kaisha Toshiba | Semiconductor device comprising buried channel region and method for manufacturing the same |
US20020182831A1 (en) * | 2001-06-04 | 2002-12-05 | Masakatsu Tsuchiaki | Semiconductor device and method of manufacturing the same |
US20030082861A1 (en) * | 2001-10-29 | 2003-05-01 | Nec Corporation | Method for fabricating a MOSFET |
US20030107041A1 (en) * | 2001-12-11 | 2003-06-12 | Nissan Motor Co., Ltd. | Silicon carbide semiconductor device and its manufacturing method |
US20050085027A1 (en) * | 2002-03-08 | 2005-04-21 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US6812536B2 (en) * | 2002-09-06 | 2004-11-02 | Renesas Technology Corp. | MOSFET with graded gate oxide layer |
US20050233513A1 (en) * | 2002-12-13 | 2005-10-20 | Samsung Electronics Co., Ltd. | MOS transistor having a recessed gate electrode and fabrication method thereof |
US20050032322A1 (en) * | 2003-08-05 | 2005-02-10 | Kim Sung-Min | Metal oxide semiconductor (MOS) transistors having three dimensional channels and methods of fabricating the same |
US20050106897A1 (en) * | 2003-11-14 | 2005-05-19 | Samsung Electronics Co., Ltd. | Method of manufacturing a thin dielectric layer using a heat treatment and a semiconductor device formed using the method |
US7189618B2 (en) * | 2004-07-21 | 2007-03-13 | Hynix Semiconductor Inc. | Method of manufacturing a transistor of a semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110053339A1 (en) * | 2009-08-25 | 2011-03-03 | Yoshio Ozawa | Method for manufacturing semiconductor device |
US8497184B2 (en) | 2009-08-25 | 2013-07-30 | Kabushiki Kaisha Toshiba | Method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP2006253311A (en) | 2006-09-21 |
US8026133B2 (en) | 2011-09-27 |
US20090269894A1 (en) | 2009-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11056565B2 (en) | Flash memory device and method | |
US7701010B2 (en) | Method of fabricating transistor including buried insulating layer and transistor fabricated using the same | |
US9306025B2 (en) | Memory transistor with multiple charge storing layers and a high work function gate electrode | |
US6037605A (en) | Semiconductor device and method of manufacturing the same | |
US9583499B1 (en) | Devices with embedded non-volatile memory and metal gates and methods for fabricating the same | |
US7943495B2 (en) | Method of manufacturing semiconductor device | |
KR20030001230A (en) | Semiconductor device and method of manufacturing the same | |
US8026133B2 (en) | Method of fabricating a semiconductor device with a non-uniform gate insulating film | |
US20210013220A1 (en) | Semiconductor device and method of forming the same | |
JP2015516679A (en) | Integration of non-volatile charge trap memory devices and logic CMOS devices | |
CN108807392B (en) | Flash memory and manufacturing method thereof | |
EP1782460B1 (en) | Method for fabricating a floating gate memory cell | |
US20110156123A1 (en) | Method for manufacturing twin bit structure cell with hafnium oxide layer | |
US7301193B2 (en) | Structure and method for low Vss resistance and reduced DIBL in a floating gate memory cell | |
CN111883537B (en) | Technological method of embedded mirror image bit SONOS memory | |
US7151028B1 (en) | Memory cell with plasma-grown oxide spacer for reduced DIBL and Vss resistance and increased reliability | |
US7061128B2 (en) | Semiconductor device and manufacturing method of the same | |
US11600709B2 (en) | Memory cell and fabricating method of the same | |
JP2006041101A (en) | Semiconductor device and manufacturing method therefor | |
US6642116B2 (en) | Method for fabricating a split gate flash memory cell | |
US6673676B2 (en) | Method of fabricating a flash memory cell | |
KR20070008109A (en) | Method of manufacturing non-volatile memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OZAWA, YOSHIO;KAMIOKA, ISAO;REEL/FRAME:016831/0336 Effective date: 20050601 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |