US20060141725A1 - Method of manufacturing flash memory device - Google Patents

Method of manufacturing flash memory device Download PDF

Info

Publication number
US20060141725A1
US20060141725A1 US11/129,776 US12977605A US2006141725A1 US 20060141725 A1 US20060141725 A1 US 20060141725A1 US 12977605 A US12977605 A US 12977605A US 2006141725 A1 US2006141725 A1 US 2006141725A1
Authority
US
United States
Prior art keywords
buffer oxide
insulating film
oxide film
gate line
spacer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/129,776
Inventor
Seung Lee
Sang Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, SEUNG CHEOL, PARK, SANG WOOK
Publication of US20060141725A1 publication Critical patent/US20060141725A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7881—Programmable transistors with only two possible levels of programmation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate

Definitions

  • a method of manufacturing a flash memory device which prevents abnormal oxidation of a metal layer in a gate line.
  • a memory cell array of a NAND flash memory device has a string-like structure.
  • the string-like structure includes a drain select transistor connected to a bit line, a source select transistor connected to a common source, and a plurality of memory cells connected between the drain select transistor and the source select transistor in a serial manner.
  • An insulating film spacer is formed on the sidewalls of a gate line of the select transistor and the memory cells.
  • a contact plug After source/drain are formed through impurity ion implant, a contact plug has to be formed on a common source and a drain. In order to secure the contact margin, the insulating film spacer adjacent to the contact region is removed. After a buffer oxide film and a buffer nitride film are sequentially formed in order to form a self-aligned contact (hereinafter, referred to as “SAC”), an annealing process for activating an impurity implanted into the source/drain is performed.
  • SAC self-aligned contact
  • the insulating film spacer is removed by wet etch using H 3 PO 4 for about 20 minutes.
  • the upper portion of the insulating film spacer is wider than the lower portion of the spacer due to manufacturing process characteristics.
  • the buffer oxide film is exposed.
  • the buffer oxide film has the etch selectivity different from that of the insulating film spacer comprised of a nitride film, and thus has a significant low etch rate. While the insulating film spacer is removed, however, the buffer oxide film is etched, and the metal layer (for example, a tungsten layer) on the gate line is thus exposed.
  • FIG. 1 is a photograph showing a lifting phenomenon generated by an abnormal oxidization phenomenon. As shown in FIG. 1 , a lifting of the metal layer occurs at a portion where abnormal oxidization occurred. This makes the pattern collapse, and neighboring gate lines came into electrical contact with each other, thus causing a short or failure to occur.
  • a method of manufacturing a flash memory device wherein the film quality of the buffer oxide film formed between the gate line and the insulating film spacer is made more dense by means of an annealing process before the insulating film spacer of the contact region is removed and after the gate line and source/drain are formed.
  • the film quality of the buffer oxide film formed between the gate line and the insulating film spacer is made more dense by means of an annealing process before the insulating film spacer of the contact region is removed and after the gate line and source/drain are formed.
  • a disclosed method of manufacturing a flash memory device comprises: forming a gate line on a semiconductor substrate; sequentially forming a buffer oxide film and a nitride film on the entire structure including the gate line; etching the nitride film by means of a blanket etch process, thereby forming an insulating film spacer; forming impurity regions in the semiconductor substrate by using the gate line and the insulating film spacer as an ion implant mask; performing an annealing process in order to make the buffer oxide film dense; removing the insulating film spacer; and performing a self-aligned contact process.
  • the disclosed method can further comprise, before the buffer oxide film is formed, forming low-concentration impurity regions in the semiconductor substrate by means of an ion implant process using the gate line as an ion implant mask.
  • the insulating film spacer can be removed by means of a wet etch process using phosphoric acid.
  • the wet etch process can include removing the insulating film spacer with consideration to the etch rate and thickness of the buffer oxide film, but removing the spacer only to the extent that the buffer oxide film remains.
  • the wet etch process can be performed for 5 to 25 minutes.
  • the buffer oxide film can remain at a thickness in the range of 50 to 150 ⁇ after the insulating film spacer is removed.
  • FIG. 1 is a photograph showing a lifting of metal layers caused by abnormal oxidization
  • FIGS. 2 a to 2 f are cross-sectional views explaining a disclosed method of manufacturing a flash memory device.
  • the one film may directly contact the other film or the semiconductor substrate.
  • a third film may be disposed between the one film and the other film or the semiconductor substrate.
  • FIGS. 2 a to 2 f are cross-sectional views for explaining one disclosed method of manufacturing a flash memory device.
  • a gate line 208 is formed on a semiconductor substrate 201 .
  • the gate line 208 can become a gate line of a memory cell or a gate line of a select transistor.
  • the gate line of the select transistor is shown.
  • the gate line 208 is formed to be twice as narrow as a thickness of an insulating film spacer that is typically formed.
  • the gate line 208 can have a stack structure of a tunnel oxide film 202 , a floating gate 203 , a dielectric film 204 , a control gate 205 , a metal layer 206 and a hard mask 207 in the same manner as the gate line of the memory cell.
  • an additional process for electrically connecting the floating gate 203 and the control gate 205 of the select transistor is implemented.
  • the dielectric film may not be formed in the select transistor region, but the floating gate 203 and the control gate 205 can be electrically connected.
  • low-concentration impurity regions 209 L are formed in the semiconductor substrate 201 between the gate lines 208 by means of an ion implant process.
  • the tunnel oxide film 202 of the lowest layer remains on the semiconductor substrate 201 . This can be used as a screen oxide film in an ion implant process in order to prevent damage to the surface of the semiconductor substrate 201 due to the ion implantation.
  • a sealing nitride film 210 , a buffer oxide film 211 and a nitride film 212 are sequentially formed on the entire structure including the gate line 208 .
  • the sealing nitride film 210 can be formed to a thickness in the range of 50 to 100 ⁇
  • the buffer oxide film 211 can be formed to a thickness in the range of 150 to 300 ⁇
  • the nitride film 212 can be formed to a thickness in the range of 500 to 800 ⁇ .
  • the buffer oxide film 211 is preferably formed using LP-TEOS.
  • the nitride film 212 , the buffer oxide film 211 and the sealing nitride film 210 are sequentially etched by means of a blanket etch process, thereby forming an insulating film spacer 212 a.
  • the tunnel oxide film 202 remains on the semiconductor substrate 201 at a predetermined thickness in order to prevent generation of etch damage to the surface of the semiconductor substrate 201 .
  • the tunnel oxide film 202 can remain in the thickness ranging from 50 to 150 ⁇ .
  • high-concentration impurity regions 209 H are formed in the semiconductor substrate 201 by means of an ion implant process using the insulating film spacer 212 a and the gate line 208 as an ion implant mask.
  • a junction region 209 having a LDD structure is thereby formed.
  • the junction region formed between the source select lines becomes a common source connected to the ground terminal, and the junction region formed between the drain select lines becomes a drain.
  • the insulating film spacer 212 a is first removed. After the buffer oxide film and the nitride film are deposited in order to implement a SAC process, the annealing process for activating the impurity implanted into the junction region 209 is performed. However, before the insulating film spacer 212 a is removed, the annealing process is performed. This annealing process is performed under nitrogen atmosphere at a temperature in the range of 700 to 1000° C. for a time period in the range of 10 to 30 minutes.
  • This annealing process allows an impurity implanted into the junction region 213 to be activated and damages generating due to ion implantation to be compensated for. It also makes the buffer oxide film 211 dense. The reason why the annealing process is first performed is for making the buffer oxide film 211 dense before the insulating film spacer 212 a is etched.
  • the insulating film spacer ( 212 a in FIG. 2 e ) is removed. This allows a process margin of a process for forming the contact plug to be secured between the gate lines 208 , and it also makes a distance between the gate lines 208 narrow as much as a thickness of the removed insulating film spacer ( 212 a of FIG. 2 e ). Therefore, the degree of integration can be improved.
  • the insulating film spacer ( 212 a of FIG. 2 e ) can be removed using phosphoric acid (H 3 PO 4 ).
  • a wet etch process using phosphoric acid is preferably performed to completely remove the insulating film spacer in consideration of an etch rate and a thickness of the buffer oxide film 211 , but is performed only for a time of the degree that the buffer oxide film 211 can remain.
  • the wet etch process can be performed for a time period in the range of 5 to 25 minutes.
  • the etch rate of the buffer oxide film 211 is approximately 8 to 15 ⁇ /min. In the case where the annealing process is first performed as shown in FIG. 2 e and the wet etch process using phosphoric acid is then performed, however, the etch rate of the buffer oxide film 211 is lowered to about 2 to 2.5 ⁇ /min.
  • the buffer oxide film 211 can remain to prevent exposure of the metal layer 206 .
  • the buffer oxide film 211 can also prevent the lifting phenomenon from occurring due to abnormal oxidization generating in the metal layer 206 .
  • the buffer oxide film 211 can remain intact, and then used in a subsequent SAC process. If a buffer oxide film 211 of a good film quality is required in a subsequent SAC process, however, the buffer oxide film 211 can be removed.
  • a new buffer oxide film and a nitride film for a SAC process are sequentially formed on the entire structure including the gate line 208 . Thereafter, an interlayer insulating film is formed on the entire surface, a contact hole is formed on the junction region 209 , and a contact plug and a metal line are then formed in a sequential manner, by means of a typical SAC process.
  • a high quality buffer oxide film is formed between the gate line and the insulating film spacer and is made dense by means of an annealing process. Abnormal oxidization of the metal layer is thus prevented from occurring when the insulating film spacer is removed. Accordingly, the disclosed method improves reliability of the flash memory device manufacturing process.

Abstract

A method of manufacturing a flash memory device wherein before an insulating film spacer of a contact region is removed after a gate line and source/drain are formed, a high quality buffer oxide film formed between the gate line and the insulating film spacer is made dense by means of an annealing process. Abnormal oxidization is thus prevented from occurring due to an exposed metal layer in a gate when the insulating film spacer is removed as at least part of the buffer oxide remains after the spacer is removed.

Description

    BACKGROUND
  • 1. Technical Field
  • A method of manufacturing a flash memory device is disclosed which prevents abnormal oxidation of a metal layer in a gate line.
  • 2. Disclosure of the Related Art
  • A memory cell array of a NAND flash memory device has a string-like structure. The string-like structure includes a drain select transistor connected to a bit line, a source select transistor connected to a common source, and a plurality of memory cells connected between the drain select transistor and the source select transistor in a serial manner. An insulating film spacer is formed on the sidewalls of a gate line of the select transistor and the memory cells.
  • After source/drain are formed through impurity ion implant, a contact plug has to be formed on a common source and a drain. In order to secure the contact margin, the insulating film spacer adjacent to the contact region is removed. After a buffer oxide film and a buffer nitride film are sequentially formed in order to form a self-aligned contact (hereinafter, referred to as “SAC”), an annealing process for activating an impurity implanted into the source/drain is performed.
  • In the above, the insulating film spacer is removed by wet etch using H3PO4 for about 20 minutes. In this case, the upper portion of the insulating film spacer is wider than the lower portion of the spacer due to manufacturing process characteristics. For this reason, as an upper portion of the insulating film spacer is removed first, the buffer oxide film is exposed. The buffer oxide film has the etch selectivity different from that of the insulating film spacer comprised of a nitride film, and thus has a significant low etch rate. While the insulating film spacer is removed, however, the buffer oxide film is etched, and the metal layer (for example, a tungsten layer) on the gate line is thus exposed.
  • As a result, in a subsequent SAC process, while a buffer oxide film is formed, abnormal oxidization can be generated in the metal layer, and a lifting phenomenon can occur in the metal layer. This may result in a failure of the device.
  • FIG. 1 is a photograph showing a lifting phenomenon generated by an abnormal oxidization phenomenon. As shown in FIG. 1, a lifting of the metal layer occurs at a portion where abnormal oxidization occurred. This makes the pattern collapse, and neighboring gate lines came into electrical contact with each other, thus causing a short or failure to occur.
    • SUMMARY OF THE DISCLOSURE
  • Accordingly, in view of the above problems, a method of manufacturing a flash memory device is disclosed, wherein the film quality of the buffer oxide film formed between the gate line and the insulating film spacer is made more dense by means of an annealing process before the insulating film spacer of the contact region is removed and after the gate line and source/drain are formed. As a result, abnormal oxidization is prevented from occurring due to an exposed metal layer on the gate when the insulating film spacer is removed, thereby improving the reliability of the manufacturing process.
  • In an embodiment, a disclosed method of manufacturing a flash memory device comprises: forming a gate line on a semiconductor substrate; sequentially forming a buffer oxide film and a nitride film on the entire structure including the gate line; etching the nitride film by means of a blanket etch process, thereby forming an insulating film spacer; forming impurity regions in the semiconductor substrate by using the gate line and the insulating film spacer as an ion implant mask; performing an annealing process in order to make the buffer oxide film dense; removing the insulating film spacer; and performing a self-aligned contact process.
  • The disclosed method can further comprise, before the buffer oxide film is formed, forming low-concentration impurity regions in the semiconductor substrate by means of an ion implant process using the gate line as an ion implant mask.
  • The insulating film spacer can be removed by means of a wet etch process using phosphoric acid. In this case, the wet etch process can include removing the insulating film spacer with consideration to the etch rate and thickness of the buffer oxide film, but removing the spacer only to the extent that the buffer oxide film remains. For example, the wet etch process can be performed for 5 to 25 minutes.
  • Furthermore, the buffer oxide film can remain at a thickness in the range of 50 to 150 Å after the insulating film spacer is removed.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a photograph showing a lifting of metal layers caused by abnormal oxidization; and
  • FIGS. 2 a to 2 f are cross-sectional views explaining a disclosed method of manufacturing a flash memory device.
    • DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS
  • The scope of this disclosure is not limited by the preferred embodiments described herein.
  • Meanwhile, in case where it is described that one film is “on” the other film or a semiconductor substrate, the one film may directly contact the other film or the semiconductor substrate. Or, a third film may be disposed between the one film and the other film or the semiconductor substrate. Furthermore, in the drawing, the thickness and size of each layer are exaggerated for convenience of explanation and clarity. Like reference numerals are used to identify the same or similar parts.
  • FIGS. 2 a to 2 f are cross-sectional views for explaining one disclosed method of manufacturing a flash memory device. Referring first to FIG. 2 a, a gate line 208 is formed on a semiconductor substrate 201. The gate line 208 can become a gate line of a memory cell or a gate line of a select transistor. In FIG. 2 a, the gate line of the select transistor is shown. In this case, the gate line 208 is formed to be twice as narrow as a thickness of an insulating film spacer that is typically formed.
  • Meanwhile, the gate line 208 can have a stack structure of a tunnel oxide film 202, a floating gate 203, a dielectric film 204, a control gate 205, a metal layer 206 and a hard mask 207 in the same manner as the gate line of the memory cell. In this case, in a subsequent process, an additional process for electrically connecting the floating gate 203 and the control gate 205 of the select transistor is implemented.
  • Meanwhile, the dielectric film may not be formed in the select transistor region, but the floating gate 203 and the control gate 205 can be electrically connected.
  • After the gate line 208 is formed, low-concentration impurity regions 209L are formed in the semiconductor substrate 201 between the gate lines 208 by means of an ion implant process. In this case, upon formation of the gate line 208, the tunnel oxide film 202 of the lowest layer remains on the semiconductor substrate 201. This can be used as a screen oxide film in an ion implant process in order to prevent damage to the surface of the semiconductor substrate 201 due to the ion implantation.
  • Referring next to FIG. 2 b, a sealing nitride film 210, a buffer oxide film 211 and a nitride film 212 are sequentially formed on the entire structure including the gate line 208. In this case, the sealing nitride film 210 can be formed to a thickness in the range of 50 to 100 Å, the buffer oxide film 211 can be formed to a thickness in the range of 150 to 300 Å, and the nitride film 212 can be formed to a thickness in the range of 500 to 800 Å. Meanwhile, the buffer oxide film 211 is preferably formed using LP-TEOS.
  • Referring to FIG. 2 c, the nitride film 212, the buffer oxide film 211 and the sealing nitride film 210 are sequentially etched by means of a blanket etch process, thereby forming an insulating film spacer 212 a. In this case, the tunnel oxide film 202 remains on the semiconductor substrate 201 at a predetermined thickness in order to prevent generation of etch damage to the surface of the semiconductor substrate 201. For example, the tunnel oxide film 202 can remain in the thickness ranging from 50 to 150 Å.
  • Referring to FIG. 2 d, high-concentration impurity regions 209H are formed in the semiconductor substrate 201 by means of an ion implant process using the insulating film spacer 212 a and the gate line 208 as an ion implant mask. A junction region 209 having a LDD structure is thereby formed. In this case, the junction region formed between the source select lines becomes a common source connected to the ground terminal, and the junction region formed between the drain select lines becomes a drain.
  • Referring to FIG. 2 e, in the prior art, the insulating film spacer 212 a is first removed. After the buffer oxide film and the nitride film are deposited in order to implement a SAC process, the annealing process for activating the impurity implanted into the junction region 209 is performed. However, before the insulating film spacer 212 a is removed, the annealing process is performed. This annealing process is performed under nitrogen atmosphere at a temperature in the range of 700 to 1000° C. for a time period in the range of 10 to 30 minutes.
  • This annealing process allows an impurity implanted into the junction region 213 to be activated and damages generating due to ion implantation to be compensated for. It also makes the buffer oxide film 211 dense. The reason why the annealing process is first performed is for making the buffer oxide film 211 dense before the insulating film spacer 212 a is etched.
  • Referring to FIG. 2 f, the insulating film spacer (212 a in FIG. 2 e) is removed. This allows a process margin of a process for forming the contact plug to be secured between the gate lines 208, and it also makes a distance between the gate lines 208 narrow as much as a thickness of the removed insulating film spacer (212 a of FIG. 2 e). Therefore, the degree of integration can be improved.
  • In this case, the insulating film spacer (212 a of FIG. 2 e) can be removed using phosphoric acid (H3PO4). A wet etch process using phosphoric acid is preferably performed to completely remove the insulating film spacer in consideration of an etch rate and a thickness of the buffer oxide film 211, but is performed only for a time of the degree that the buffer oxide film 211 can remain. For example, the wet etch process can be performed for a time period in the range of 5 to 25 minutes.
  • In the case where the annealing process is not performed but the wet etch process using phosphoric acid is performed, the etch rate of the buffer oxide film 211 is approximately 8 to 15 Å/min. In the case where the annealing process is first performed as shown in FIG. 2 e and the wet etch process using phosphoric acid is then performed, however, the etch rate of the buffer oxide film 211 is lowered to about 2 to 2.5 Å/min.
  • Therefore, only when annealing is first performed and the insulating film spacer is then removed although the insulating film spacer of the same thickness is etched, the buffer oxide film 211 can remain to prevent exposure of the metal layer 206. The buffer oxide film 211 can also prevent the lifting phenomenon from occurring due to abnormal oxidization generating in the metal layer 206.
  • Meanwhile, the buffer oxide film 211 can remain intact, and then used in a subsequent SAC process. If a buffer oxide film 211 of a good film quality is required in a subsequent SAC process, however, the buffer oxide film 211 can be removed.
  • Though not shown in the drawings, a new buffer oxide film and a nitride film for a SAC process are sequentially formed on the entire structure including the gate line 208. Thereafter, an interlayer insulating film is formed on the entire surface, a contact hole is formed on the junction region 209, and a contact plug and a metal line are then formed in a sequential manner, by means of a typical SAC process.
  • As described above, according to the disclosed method of manufacturing a flash memory device, before an insulating film spacer of a contact region is removed after a gate line and source/drain are formed, a high quality buffer oxide film is formed between the gate line and the insulating film spacer and is made dense by means of an annealing process. Abnormal oxidization of the metal layer is thus prevented from occurring when the insulating film spacer is removed. Accordingly, the disclosed method improves reliability of the flash memory device manufacturing process.
  • Although the foregoing description has been made with reference to the preferred embodiments, it is to be understood that changes and modifications may be made by those of ordinary skill in the art without departing from the spirit and scope of this disclosure and the appended claims.

Claims (18)

1. A method of manufacturing a flash memory device, comprising:
forming a gate line on a semiconductor substrate;
sequentially forming a buffer oxide film and a nitride film on the gate line;
etching the nitride film by means of a blanket etch process, thereby forming an insulating film spacer;
forming impurity regions in the semiconductor substrate by using the gate line and the insulating film spacer as an ion implant mask;
performing an annealing process to densify the buffer oxide film;
removing the insulating film spacer; and
performing a self-aligned contact process.
2. The method as claimed in claim 1, further comprising, before the buffer oxide film is formed, forming low-concentration impurity regions in the semiconductor substrate by means of an ion implant process using the gate line as an ion implant mask.
3. The method as claimed in claim 1, wherein the insulating film spacer is removed by means of a wet etch process using phosphoric acid.
4. The method as claimed in claim 3, wherein the wet etch process includes removing the insulating film spacer without removing the buffer oxide film.
5. The method as claimed in claim 3, wherein the wet etch process is performed for a time period ranging from 5 to 25 minutes.
6. The method as claimed in claim 3, wherein the buffer oxide film remains at a thickness in a range from 50 to 150 Å after the insulating film spacer is removed.
7. A method of manufacturing a flash memory device, comprising:
forming a gate line on a semiconductor substrate;
sequentially forming a buffer oxide film and a nitride film on the gate line;
etching the nitride film by means of a blanket etch process, form an insulating film spacer from a remaining portion of the nitride film;
forming impurity regions in the semiconductor substrate by using the gate line and the insulating film spacer as an ion implant mask;
performing an annealing process to densify the buffer oxide film;
removing the insulating film spacer without removing the buffer oxide film.
8. The method as claimed in claim 7, further comprising, before the buffer oxide film is formed, forming low-concentration impurity regions in the semiconductor substrate by means of an ion implant process using the gate line as an ion implant mask.
9. The method as claimed in claim 7, wherein the insulating film spacer is removed by means of a wet etch process using phosphoric acid.
10. The method as claimed in claim 9, wherein the wet etch process includes removing the insulating film spacer without removing the buffer oxide film by considering etch rates of the insulating film spacer and buffer oxide films and timing the wet etch process so at least a portion of the buffer oxide film remains.
11. The method as claimed in claim 10, wherein the wet etch process is performed for a time period ranging from 5 to 25 minutes.
12. The method as claimed in claim 10, wherein the buffer oxide film remains at a thickness in a range from 50 to 150 Å after the insulating film spacer is removed.
13. A method of manufacturing a flash memory device, comprising:
forming a gate line on a semiconductor substrate;
sequentially forming a buffer oxide film and a nitride film over the gate line;
etching the nitride film by means of a blanket etch process, thereby forming an insulating film spacer on top of the buffer oxide film;
forming impurity regions in the semiconductor substrate by using the gate line and the insulating film spacer as an ion implant mask;
performing an annealing process to densify the buffer oxide film;
removing the insulating film spacer without removing all of the buffer oxide film.
14. The method as claimed in claim 13, further comprising, before the buffer oxide film is formed, forming low-concentration impurity regions in the semiconductor substrate by means of an ion implant process using the gate line as an ion implant mask.
15. The method as claimed in claim 13, wherein the insulating film spacer is removed by means of a wet etch process using phosphoric acid.
16. The method as claimed in claim 15, wherein the wet etch process includes completely removing the insulating film spacer without removing the buffer oxide film by limiting a time period for the wet etch process.
17. The method as claimed in claim 16, wherein the wet etch process is performed for a time period ranging from 5 to 25 minutes.
18. The method as claimed in claim 17, wherein the buffer oxide film remains at a thickness in a range from 50 to 150 Å after the insulating film spacer is removed.
US11/129,776 2004-12-28 2005-05-16 Method of manufacturing flash memory device Abandoned US20060141725A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR2004-114142 2004-12-28
KR1020040114142A KR100632654B1 (en) 2004-12-28 2004-12-28 Method of manufacturing a flash memory device

Publications (1)

Publication Number Publication Date
US20060141725A1 true US20060141725A1 (en) 2006-06-29

Family

ID=36612255

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/129,776 Abandoned US20060141725A1 (en) 2004-12-28 2005-05-16 Method of manufacturing flash memory device

Country Status (5)

Country Link
US (1) US20060141725A1 (en)
JP (1) JP4892198B2 (en)
KR (1) KR100632654B1 (en)
CN (1) CN1797724A (en)
TW (1) TWI276207B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100032813A1 (en) * 2008-08-08 2010-02-11 Texas Instruments Incorporated Ic formed with densified chemical oxide layer
US20160225780A1 (en) * 2014-01-28 2016-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method of Forming a Logic Compatible Flash Memory

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100845720B1 (en) * 2006-11-30 2008-07-10 동부일렉트로닉스 주식회사 Flash Memory Device and Method of Manufactruing the same
KR100800675B1 (en) * 2006-12-21 2008-02-01 동부일렉트로닉스 주식회사 Method for fabricating flash memory device
KR100940661B1 (en) 2007-12-24 2010-02-05 주식회사 동부하이텍 Method Manufactruing of Flash Memory Device
KR100932135B1 (en) * 2007-12-27 2009-12-16 주식회사 동부하이텍 Flash memory device manufacturing method
KR100944342B1 (en) * 2008-03-13 2010-03-02 주식회사 하이닉스반도체 Semiconductor having floating body transistor and method for manufacturing thereof

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6025267A (en) * 1998-07-15 2000-02-15 Chartered Semiconductor Manufacturing, Ltd. Silicon nitride--TEOS oxide, salicide blocking layer for deep sub-micron devices
US6054355A (en) * 1997-06-30 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device which includes forming a dummy gate
US6506650B1 (en) * 2001-04-27 2003-01-14 Advanced Micro Devices, Inc. Method of fabrication based on solid-phase epitaxy for a MOSFET transistor with a controlled dopant profile
US6537914B1 (en) * 1999-05-12 2003-03-25 Samsung Electronics Co., Ltd. Integrated circuit device isolation methods using high selectivity chemical-mechanical polishing
US6660657B1 (en) * 2000-08-07 2003-12-09 Micron Technology, Inc. Methods of incorporating nitrogen into silicon-oxide-containing layers
US20030227054A1 (en) * 2002-06-07 2003-12-11 Fujitsu Limited Semiconductor device and method of manufacturing thereof
US20040018684A1 (en) * 2002-07-25 2004-01-29 Hua Ji Method of etching a dielectric material in the presence of polysilicon
US20040209404A1 (en) * 1998-10-02 2004-10-21 Zhongze Wang Semiconductor fuses, methods of using and making the same, and semiconductor devices containing the same
US6818944B2 (en) * 2002-04-12 2004-11-16 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of fabricating the same
US20050029601A1 (en) * 2003-08-04 2005-02-10 International Business Machines Corporation Structure and method of making strained semiconductor cmos transistors having lattice-mismatched source and drain regions
US20050054164A1 (en) * 2003-09-09 2005-03-10 Advanced Micro Devices, Inc. Strained silicon MOSFETs having reduced diffusion of n-type dopants
US20050106813A1 (en) * 2003-11-19 2005-05-19 Lee Seong C. Method of manufacturing flash memory device
US7005700B2 (en) * 2004-01-06 2006-02-28 Jong Ho Lee Double-gate flash memory device
US20060079060A1 (en) * 2001-07-27 2006-04-13 Samsung Electronics Co., Ltd. Semiconductor device having elevated source/drain and method of fabricating the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2515715B2 (en) * 1984-02-24 1996-07-10 株式会社日立製作所 Method for manufacturing semiconductor integrated circuit device
JPS62188375A (en) * 1986-02-14 1987-08-17 Hitachi Ltd Semiconductor integrated circuit device
JP2975484B2 (en) * 1992-07-15 1999-11-10 三菱電機株式会社 Nonvolatile semiconductor memory device and method of manufacturing the same
JP3238556B2 (en) * 1993-12-06 2001-12-17 株式会社東芝 Nonvolatile semiconductor memory device
JPH11214547A (en) * 1998-01-26 1999-08-06 Ricoh Co Ltd Semiconductor device and its manufacture
JP4149644B2 (en) * 2000-08-11 2008-09-10 株式会社東芝 Nonvolatile semiconductor memory device
JP3961211B2 (en) * 2000-10-31 2007-08-22 株式会社東芝 Manufacturing method of semiconductor device
US6818504B2 (en) * 2001-08-10 2004-11-16 Hynix Semiconductor America, Inc. Processes and structures for self-aligned contact non-volatile memory with peripheral transistors easily modifiable for various technologies and applications
JP4540899B2 (en) * 2001-09-13 2010-09-08 パナソニック株式会社 Manufacturing method of semiconductor device
KR100406180B1 (en) * 2001-12-22 2003-11-17 주식회사 하이닉스반도체 Method of manufacturing a flash memory cell
KR100500448B1 (en) * 2003-02-06 2005-07-14 삼성전자주식회사 Method of fabricating a semiconductor integrated circuit using a selective disposable spacer technique and semiconductor integrated circuit fabricated thereby
JP2004363457A (en) * 2003-06-06 2004-12-24 Toshiba Corp Non-volatile semiconductor memory and method for manufacturing the same

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054355A (en) * 1997-06-30 2000-04-25 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device which includes forming a dummy gate
US6025267A (en) * 1998-07-15 2000-02-15 Chartered Semiconductor Manufacturing, Ltd. Silicon nitride--TEOS oxide, salicide blocking layer for deep sub-micron devices
US20040209404A1 (en) * 1998-10-02 2004-10-21 Zhongze Wang Semiconductor fuses, methods of using and making the same, and semiconductor devices containing the same
US6537914B1 (en) * 1999-05-12 2003-03-25 Samsung Electronics Co., Ltd. Integrated circuit device isolation methods using high selectivity chemical-mechanical polishing
US6660657B1 (en) * 2000-08-07 2003-12-09 Micron Technology, Inc. Methods of incorporating nitrogen into silicon-oxide-containing layers
US6506650B1 (en) * 2001-04-27 2003-01-14 Advanced Micro Devices, Inc. Method of fabrication based on solid-phase epitaxy for a MOSFET transistor with a controlled dopant profile
US20060079060A1 (en) * 2001-07-27 2006-04-13 Samsung Electronics Co., Ltd. Semiconductor device having elevated source/drain and method of fabricating the same
US6818944B2 (en) * 2002-04-12 2004-11-16 Samsung Electronics Co., Ltd. Nonvolatile memory devices and methods of fabricating the same
US20030227054A1 (en) * 2002-06-07 2003-12-11 Fujitsu Limited Semiconductor device and method of manufacturing thereof
US20040018684A1 (en) * 2002-07-25 2004-01-29 Hua Ji Method of etching a dielectric material in the presence of polysilicon
US20050029601A1 (en) * 2003-08-04 2005-02-10 International Business Machines Corporation Structure and method of making strained semiconductor cmos transistors having lattice-mismatched source and drain regions
US20050054164A1 (en) * 2003-09-09 2005-03-10 Advanced Micro Devices, Inc. Strained silicon MOSFETs having reduced diffusion of n-type dopants
US20050106813A1 (en) * 2003-11-19 2005-05-19 Lee Seong C. Method of manufacturing flash memory device
US7005700B2 (en) * 2004-01-06 2006-02-28 Jong Ho Lee Double-gate flash memory device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100032813A1 (en) * 2008-08-08 2010-02-11 Texas Instruments Incorporated Ic formed with densified chemical oxide layer
US20160225780A1 (en) * 2014-01-28 2016-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method of Forming a Logic Compatible Flash Memory
US9646980B2 (en) * 2014-01-28 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Logic compatible flash memory cells

Also Published As

Publication number Publication date
JP2006190935A (en) 2006-07-20
KR100632654B1 (en) 2006-10-12
TWI276207B (en) 2007-03-11
KR20060075365A (en) 2006-07-04
JP4892198B2 (en) 2012-03-07
TW200623341A (en) 2006-07-01
CN1797724A (en) 2006-07-05

Similar Documents

Publication Publication Date Title
US6620681B1 (en) Semiconductor device having desired gate profile and method of making the same
KR100335999B1 (en) Method for Self-Aligned Shallow Trench Isolation and Method of manufacturing Non-Volatile Memory Device comprising the same
US6548374B2 (en) Method for self-aligned shallow trench isolation and method of manufacturing non-volatile memory device comprising the same
JPH10116969A (en) Semiconductor device and its manufacturing method
US20060141725A1 (en) Method of manufacturing flash memory device
JP2006303009A (en) Semiconductor device and its manufacturing method
JP2005175420A (en) Method of manufacturing nand flash element
US20070148864A1 (en) Method of manufacturing flash memory device
KR20100008942A (en) Semiconductor device and manufacturing method thereof
KR20040081897A (en) Trench isolation method and Method for manufacturing non-volatile memory device using the same
KR100624923B1 (en) Method of manufacturing a flash memory cell
KR100801307B1 (en) Method for fabricating semiconductor device
US7202180B2 (en) Methods of forming semiconductor devices using an etch stop layer
US6762452B2 (en) Non-volatile memory cells integrated on a semiconductor substrate
US20070196983A1 (en) Method of manufacturing non-volatile memory device
US20150050802A1 (en) Method of manufacturing a nonvolatile memory device
KR101034407B1 (en) Nonvolatile memory device and manufacturing method of the same
KR20070059324A (en) Method of manufacturing a nand type flash memory device
US20080254584A1 (en) Method of manufacturing flash memory device
KR20030002352A (en) Method for Self-Aligned Shallow Trench Isolation and Method of manufacturing Non-Volatile Memory Device comprising the same
JP2005183916A (en) Method of manufacturing flash device
KR20010008589A (en) Method of forming bit-line of semiconductor device utilized damascene process
KR100418090B1 (en) Method for manufacturing a semiconductor device
KR101024252B1 (en) Method for fabrication of semiconductor device
KR100452274B1 (en) method of forming gate electrode in Non-Volatile Memory cell

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEUNG CHEOL;PARK, SANG WOOK;REEL/FRAME:016576/0480

Effective date: 20050414

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION