US20060099763A1 - Method of manufacturing semiconductor mos transistor device - Google Patents
Method of manufacturing semiconductor mos transistor device Download PDFInfo
- Publication number
- US20060099763A1 US20060099763A1 US10/904,210 US90421004A US2006099763A1 US 20060099763 A1 US20060099763 A1 US 20060099763A1 US 90421004 A US90421004 A US 90421004A US 2006099763 A1 US2006099763 A1 US 2006099763A1
- Authority
- US
- United States
- Prior art keywords
- transistor device
- mos transistor
- cap layer
- layer
- silicon nitride
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 22
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 53
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 33
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 238000002513 implantation Methods 0.000 claims abstract description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 17
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 16
- 239000010703 silicon Substances 0.000 claims description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 9
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- 238000000137 annealing Methods 0.000 claims description 2
- 150000002500 ions Chemical class 0.000 claims description 2
- 238000000034 method Methods 0.000 description 15
- 230000008569 process Effects 0.000 description 10
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 9
- 238000010586 diagram Methods 0.000 description 4
- 230000004075 alteration Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the present invention generally relates to the field of semiconductor transistor devices, and more particularly to a method of manufacturing silicon nitride spacer-less semiconductor NMOS and PMOS transistor devices having improved saturation current (Idsat).
- MOS transistor devices have been proposed in which a strained silicon (Si) layer, which has been grown epitaxially on a Si wafer with a silicon germanium (SiGe) layer disposed therebetween, is used for the channel area.
- Si silicon
- SiGe silicon germanium
- a biaxial tensile strain occurs in the silicon layer due to the SiGe which has a larger lattice constant than Si, and as a result, the Si band structure alters, the degeneracy is lifted, and the carrier mobility increases. Consequently, using this strained Si layer for a channel area typically enables a 1.5 to 8 fold speed increase.
- FIGS. 1-3 are schematic cross-sectional diagrams illustrating a prior art method of fabricating a semiconductor NMOS transistor device 10 .
- the conventional NMOS transistor device 10 generally includes a semiconductor substrate generally comprising a silicon layer 16 having a source 18 and a drain 20 separated by a channel region 22 .
- the silicon layer 16 is typically a strained silicon layer formed by epitaxially growing a silicon layer on a SiGe layer (not shown).
- the source 18 and drain 20 further border a shallow-junction source extension 17 and a shallow-junction drain extension 19 , respectively.
- a thin oxide layer 14 separates a gate 12 , generally comprising polysilicon, from the channel region 22 .
- the source 18 and drain 20 are N+ regions having been doped by arsenic, antimony or phosphorous.
- the channel region 22 is generally boron doped.
- a silicon nitride spacer 32 is formed on sidewalls of the gate 12 .
- a liner 30 generally comprising silicon dioxide, is interposed between the gate 12 and the silicon nitride spacer 32 .
- a salicide layer 42 is selectively formed on the exposed silicon surface of the device 10 . Fabrication of an NMOS transistor such as the device 10 illustrated in FIG. 1 is well known in the art and will not be discussed in detail herein.
- a silicon nitride cap layer 46 is typically deposited thereon. As shown in FIG. 2 , the silicon nitride cap layer 46 covers the salicide layer 42 and the silicon nitride spacer 32 . The thickness of the silicon nitride cap layer 46 is typically in the range of between 200 angstroms and 400 angstroms for subsequent etching stop purposes.
- a dielectric layer 48 such as silicon oxide or the like is deposited over the silicon nitride cap layer 46 . The dielectric layer 48 is typically much thicker than the silicon nitride cap layer 46 .
- the silicon nitride cap layer 46 acts as an etching stop layer during the dry etching process to alleviate source/drain damages caused by the etchant substances.
- a method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed.
- a semiconductor substrate having a main surface is prepared.
- a gate dielectric layer is formed on the main surface.
- a gate electrode is patterned on the gate dielectric layer.
- the gate electrode has vertical sidewalls and a top surface.
- a liner is formed on the vertical sidewalls of the gate electrode.
- a silicon nitride spacer is formed on the liner.
- the main surface is then ion implanted using the gate electrode and the silicon nitride spacer as an implantation mask, thereby forming a source/drain region of the MOS transistor device in the main surface.
- the silicon nitride spacer is removed.
- a silicon nitride cap layer that borders the liner is formed on the liner.
- the silicon nitride cap layer has a specific stress status.
- a MOS transistor device includes a semiconductor substrate having a main surface; a gate dielectric layer on the main surface; a gate electrode on the gate dielectric layer, wherein the gate electrode has vertical sidewalls and a top surface; a liner on the vertical sidewalls of the gate electrode; a source region in the main surface; and a drain region separated from the source region by a channel region under the gate electrode.
- the channel region is strained by a stressed silicon nitride cap layer, which borders the liner.
- FIGS. 1-3 are schematic cross-sectional diagrams illustrating a prior art method of fabricating a semiconductor NMOS transistor device.
- FIGS. 4-9 are schematic cross-sectional diagrams illustrating a method of fabricating semiconductor MOS transistor devices in accordance with one preferred embodiment of the present invention.
- FIGS. 4-9 are schematic cross-sectional diagrams illustrating a method of fabricating semiconductor MOS transistor devices 10 and 100 in accordance with one preferred embodiment of the present invention, wherein like number numerals designate similar or the same parts, regions or elements. It is to be understood that the drawings are not drawn to scale and are served only for illustration purposes. It is to be understood that some lithographic and etching processes relating to the present invention method are known in the art and thus not explicitly shown in the drawings.
- the present invention pertains to a method of fabricating MOS transistor devices or CMOS devices of integrated circuits.
- a CMOS process is demonstrated through FIGS. 4-9 .
- a semiconductor substrate generally comprising a silicon layer 16 is prepared, wherein region 1 thereof is used to fabricate an NMOS device 10 , while region 2 is used to fabricate a PMOS device 100 .
- the semiconductor substrate may be a silicon substrate or a silicon-on-insulator (SOI) substrate, but not limited thereto.
- a shallow-junction source extension 17 and a shallow-junction drain extension 19 are formed in the silicon layer 16 within the region 1 .
- the source extension 17 and drain extension 19 are separated by N channel 22 .
- a shallow-junction source extension 117 and a shallow-junction drain extension 119 are formed in the silicon layer 16 and are separated by P channel 122 .
- a thin oxide layer 14 and 114 separate gates 12 and 112 from the channels 22 and 122 , respectively.
- the gates 12 and 112 generally comprise polysilicon.
- the oxide layer 14 and 114 may be made of silicon dioxide. However, in another case, the oxide layer 14 and 114 may be made of high-k materials known in the art.
- Silicon nitride spacers 32 and 132 are formed on respective sidewalls of the gates 12 and 112 .
- Liners 30 and 130 such as silicon dioxide are interposed between the silicon nitride spacer and the gate.
- the liners 30 and 130 are typically L shaped and have a thickness of about 30 ⁇ 120 angstroms.
- the liners 30 and 130 may further comprise an offset spacer that is known in the art and is thus omitted in the figures.
- x-z coordinate is specifically demonstrated through FIG. 4 to FIG. 9 , wherein x-axis represents channel direction between the shallow-junction source extension 17 and a shallow-junction drain extension 19 , z-axis represents the direction between the channel and gate.
- a mask layer 68 such as a photo resist layer is formed to mask the region 2 only.
- An ion implantation process is carried out to dope N type dopant species such as arsenic, antimony or phosphorous into the silicon layer 16 , thereby forming source region 18 and drain region 20 .
- the mask layer 68 is then stripped off.
- a mask layer 78 such as a photo resist layer is formed to only mask the region 1 .
- An ion implantation process is carried out to dope P type dopant species such as boron into the silicon layer 16 , thereby forming source region 118 and drain region 120 .
- the mask layer 78 is then stripped off using methods known in the art. It is to be understood that the sequence as set forth in FIGS. 5 and 6 may be converse. That is, the P type doping for the region 2 may be carried out first, then the N type doping for the region 1 . After the source/drain doping, the substrate may be subjected to an annealing and/or activation thermal process that is known in the art.
- a conventional salicide process is performed to form a salicide layer 42 such as nickel salicide layer on the gates 12 and 122 , on the exposed source regions 18 and 118 and on the exposed drain regions 20 and 120 .
- the silicon nitride spacers 32 and 132 are stripped away, leaving the liners 30 and 130 on the sidewalls intact.
- phosphoric acid is employed to remove the silicon nitride spacers 32 and 132 .
- the present invention features that both the NMOS transistor device 10 and the PMOS transistor device 100 do not have silicon nitride spacers (silicon nitride spacer-less) compared to the prior art MOS transistor devices.
- L shaped liners After removing the silicon nitride spacers, approximately L shaped liners are left. However, this invention is not limited to an L shaped liner. It is to be understood that a mild etching process may be carried out to slightly etch the liner, thereby shrinking its thickness. In another case, the liner may be etched away. In general, the liners 30 and 130 have a thickness of about 0 to 500 angstroms.
- a conformal silicon nitride cap layer 46 is deposited on the substrate.
- the silicon nitride cap layer 46 has a thickness of about 30 ⁇ 2000 angstroms.
- the silicon nitride cap layer 46 borders the liners 30 and 130 on the sidewalls of the gates 12 and 122 of the NMOS transistor device 10 and the PMOS transistor device 100 , respectively.
- the silicon nitride cap layer 46 is initially deposited in a first stress status such as a compressive-stressed status (ex. ⁇ 0.1 Gpa ⁇ 3 Gpa).
- the silicon nitride cap layer 46 within the region 2 is then masked by a mask layer 88 .
- the exposed silicon nitride cap layer 46 within the region 1 is altered to a second stress status that is opposite to the first stress status, i.e., a tensile-stressed status (ex. 0.1 Gpa ⁇ 3 Gpa) in this case.
- a tensile-stressed status (ex. 0.1 Gpa ⁇ 3 Gpa) in this case.
- the channel region 22 is tensile-stressed by the silicon nitride cap layer 46 , while the channel region 122 is compressively stressed by the silicon nitride cap layer 46 , both in the aforesaid channel direction (x direction or x-axis).
- the alteration of the stress status of the exposed silicon nitride cap layer 46 within the region 1 is accomplished by using a germanium ion implantation.
- the alteration of the stress status of the exposed silicon nitride cap layer 46 within the region 1 may be accomplished by using other methods known to those skilled in the art.
- a dielectric layer 48 is deposited over the regions 1 and 2 on the silicon nitride cap layer 46 .
- the dielectric layer 48 may be made of silicon oxide, doped silicon oxide or other suitable materials such as low-k materials.
- the dielectric layer 48 is stressed. For example, the dielectric layer 48 within region 1 is tensile-stressed, while the dielectric layer 48 within region 2 is compressively stressed.
- Conventional lithographic and etching processes are then carried out to form contact holes 52 in the dielectric layer 48 and in the silicon nitride cap layer 46 .
- the contact holes 52 communicate with the source/drain regions of the devices 10 and 100 .
- a contact hole may be formed to communicate with the gate electrode.
- the silicon nitride cap layer 46 acts as an etching stop layer during the dry etching of the contact holes 52 for alleviating surface damages caused by the etchant substances.
- the NMOS transistor 10 is capped with a tensile-stressed silicon nitride cap layer and the PMOS transistor device is capped with a compressive-stressed silicon nitride cap layer. Since the silicon nitride spacers are removed, the stressed silicon nitride cap layer is therefore disposed more closer with the channels 22 and 122 of the devices 10 and 100 , respectively, resulting in improved performance in terms of increased saturation current.
Abstract
A method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed. A semiconductor substrate having a main surface is prepared. A gate dielectric layer is formed on the main surface. A gate electrode is patterned on the gate dielectric layer. The gate electrode has vertical sidewalls and a top surface. A liner is formed on the vertical sidewalls of the gate electrode. A silicon nitride spacer is formed on the liner. The main surface is then ion implanted using the gate electrode and the silicon nitride spacer as an implantation mask, thereby forming a source/drain region of the MOS transistor device in the main surface. The silicon nitride spacer is removed. A silicon nitride cap layer that borders the liner is deposited. The silicon nitride cap layer has a specific stress status.
Description
- 1. Field of the Invention
- The present invention generally relates to the field of semiconductor transistor devices, and more particularly to a method of manufacturing silicon nitride spacer-less semiconductor NMOS and PMOS transistor devices having improved saturation current (Idsat).
- 2. Description of the Prior Art
- High-speed metal-oxide-semiconductor (MOS) transistor devices have been proposed in which a strained silicon (Si) layer, which has been grown epitaxially on a Si wafer with a silicon germanium (SiGe) layer disposed therebetween, is used for the channel area. In this type of strained Si—FET, a biaxial tensile strain occurs in the silicon layer due to the SiGe which has a larger lattice constant than Si, and as a result, the Si band structure alters, the degeneracy is lifted, and the carrier mobility increases. Consequently, using this strained Si layer for a channel area typically enables a 1.5 to 8 fold speed increase.
-
FIGS. 1-3 are schematic cross-sectional diagrams illustrating a prior art method of fabricating a semiconductorNMOS transistor device 10. As shown inFIG. 1 , the conventionalNMOS transistor device 10 generally includes a semiconductor substrate generally comprising asilicon layer 16 having asource 18 and adrain 20 separated by achannel region 22. Thesilicon layer 16 is typically a strained silicon layer formed by epitaxially growing a silicon layer on a SiGe layer (not shown). Ordinarily, thesource 18 and drain 20 further border a shallow-junction source extension 17 and a shallow-junction drain extension 19, respectively. Athin oxide layer 14 separates agate 12, generally comprising polysilicon, from thechannel region 22. - In the
device 10 illustrated inFIG. 1 , thesource 18 anddrain 20 are N+ regions having been doped by arsenic, antimony or phosphorous. Thechannel region 22 is generally boron doped. Asilicon nitride spacer 32 is formed on sidewalls of thegate 12. Aliner 30, generally comprising silicon dioxide, is interposed between thegate 12 and thesilicon nitride spacer 32. Asalicide layer 42 is selectively formed on the exposed silicon surface of thedevice 10. Fabrication of an NMOS transistor such as thedevice 10 illustrated inFIG. 1 is well known in the art and will not be discussed in detail herein. - Referring to
FIG. 2 , after forming theNMOS transistor device 10, a siliconnitride cap layer 46 is typically deposited thereon. As shown inFIG. 2 , the siliconnitride cap layer 46 covers thesalicide layer 42 and thesilicon nitride spacer 32. The thickness of the siliconnitride cap layer 46 is typically in the range of between 200 angstroms and 400 angstroms for subsequent etching stop purposes. Adielectric layer 48 such as silicon oxide or the like is deposited over the siliconnitride cap layer 46. Thedielectric layer 48 is typically much thicker than the siliconnitride cap layer 46. - Referring to
FIG. 3 , subsequently, conventional lithographic and etching processes are carried out to form acontact hole 52 in thedielectric layer 48 and in the siliconnitride cap layer 46. As aforementioned, the siliconnitride cap layer 46 acts as an etching stop layer during the dry etching process to alleviate source/drain damages caused by the etchant substances. - However, prior art techniques involving the deposition of a graded SiGe layer underneath the silicon channel have several drawbacks. The SiGe layer tends to introduce defects, sometimes called threading dislocations, in the silicon, which can impact yields significantly. Also, the graded SiGe layer is deposited across the wafer, making it harder to optimize the NMOS and PMOS transistors separately. And the silicon germanium layer has poor thermal conductivity. Another concern with the conventional approach is that some dopants diffuse more rapidly through the SiGe layer, resulting in a non-optimium diffusion profile in the source/drain regions.
- Thus, a need exists in this industry to provide an inexpensive method for making a MOS transistor device having improved functionality and performance.
- It is the primary object of the present invention to provide a method of manufacturing a silicon nitride spacer-less semiconductor MOS transistor devices having improved performance.
- According to the claimed invention, a method of manufacturing a metal-oxide-semiconductor (MOS) transistor device is disclosed. A semiconductor substrate having a main surface is prepared. A gate dielectric layer is formed on the main surface. A gate electrode is patterned on the gate dielectric layer. The gate electrode has vertical sidewalls and a top surface. A liner is formed on the vertical sidewalls of the gate electrode. A silicon nitride spacer is formed on the liner. The main surface is then ion implanted using the gate electrode and the silicon nitride spacer as an implantation mask, thereby forming a source/drain region of the MOS transistor device in the main surface. The silicon nitride spacer is removed. A silicon nitride cap layer that borders the liner is formed on the liner. The silicon nitride cap layer has a specific stress status.
- From one aspect of the present invention, a MOS transistor device is provided. The MOS transistor device includes a semiconductor substrate having a main surface; a gate dielectric layer on the main surface; a gate electrode on the gate dielectric layer, wherein the gate electrode has vertical sidewalls and a top surface; a liner on the vertical sidewalls of the gate electrode; a source region in the main surface; and a drain region separated from the source region by a channel region under the gate electrode. The channel region is strained by a stressed silicon nitride cap layer, which borders the liner.
- Other objects, advantages and novel features of the invention will become more clearly and readily apparent from the following detailed description when taken in conjunction with the accompanying drawings.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
-
FIGS. 1-3 are schematic cross-sectional diagrams illustrating a prior art method of fabricating a semiconductor NMOS transistor device; and -
FIGS. 4-9 are schematic cross-sectional diagrams illustrating a method of fabricating semiconductor MOS transistor devices in accordance with one preferred embodiment of the present invention. - Please refer to
FIGS. 4-9 .FIGS. 4-9 are schematic cross-sectional diagrams illustrating a method of fabricating semiconductorMOS transistor devices - The present invention pertains to a method of fabricating MOS transistor devices or CMOS devices of integrated circuits. A CMOS process is demonstrated through
FIGS. 4-9 . As shown inFIG. 4 , a semiconductor substrate generally comprising asilicon layer 16 is prepared, wherein region 1 thereof is used to fabricate anNMOS device 10, whileregion 2 is used to fabricate aPMOS device 100. According to this invention, the semiconductor substrate may be a silicon substrate or a silicon-on-insulator (SOI) substrate, but not limited thereto. A shallow-junction source extension 17 and a shallow-junction drain extension 19 are formed in thesilicon layer 16 within the region 1. Thesource extension 17 anddrain extension 19 are separated byN channel 22. Inregion 2, likewise, a shallow-junction source extension 117 and a shallow-junction drain extension 119 are formed in thesilicon layer 16 and are separated byP channel 122. - A
thin oxide layer separate gates channels gates oxide layer oxide layer Silicon nitride spacers gates Liners liners liners FIG. 4 toFIG. 9 , wherein x-axis represents channel direction between the shallow-junction source extension 17 and a shallow-junction drain extension 19, z-axis represents the direction between the channel and gate. - As shown in
FIG. 5 , after forming thesilicon nitride spacers mask layer 68 such as a photo resist layer is formed to mask theregion 2 only. An ion implantation process is carried out to dope N type dopant species such as arsenic, antimony or phosphorous into thesilicon layer 16, thereby formingsource region 18 and drainregion 20. Themask layer 68 is then stripped off. - As shown in
FIG. 6 , amask layer 78 such as a photo resist layer is formed to only mask the region 1. An ion implantation process is carried out to dope P type dopant species such as boron into thesilicon layer 16, thereby formingsource region 118 and drainregion 120. Themask layer 78 is then stripped off using methods known in the art. It is to be understood that the sequence as set forth inFIGS. 5 and 6 may be converse. That is, the P type doping for theregion 2 may be carried out first, then the N type doping for the region 1. After the source/drain doping, the substrate may be subjected to an annealing and/or activation thermal process that is known in the art. - As shown in
FIG. 7 , a conventional salicide process is performed to form asalicide layer 42 such as nickel salicide layer on thegates source regions drain regions silicon nitride spacers liners silicon nitride spacers NMOS transistor device 10 and thePMOS transistor device 100 do not have silicon nitride spacers (silicon nitride spacer-less) compared to the prior art MOS transistor devices. After removing the silicon nitride spacers, approximately L shaped liners are left. However, this invention is not limited to an L shaped liner. It is to be understood that a mild etching process may be carried out to slightly etch the liner, thereby shrinking its thickness. In another case, the liner may be etched away. In general, theliners - As shown in
FIG. 8 , in accordance with one preferred embodiment, a conformal siliconnitride cap layer 46 is deposited on the substrate. Preferably, the siliconnitride cap layer 46 has a thickness of about 30˜2000 angstroms. The siliconnitride cap layer 46 borders theliners gates NMOS transistor device 10 and thePMOS transistor device 100, respectively. The siliconnitride cap layer 46 is initially deposited in a first stress status such as a compressive-stressed status (ex. −0.1 Gpa˜−3 Gpa). The siliconnitride cap layer 46 within theregion 2 is then masked by amask layer 88. - The exposed silicon
nitride cap layer 46 within the region 1 is altered to a second stress status that is opposite to the first stress status, i.e., a tensile-stressed status (ex. 0.1 Gpa˜3 Gpa) in this case. By doing this, thechannel region 22 is tensile-stressed by the siliconnitride cap layer 46, while thechannel region 122 is compressively stressed by the siliconnitride cap layer 46, both in the aforesaid channel direction (x direction or x-axis). According to the preferred embodiment, the alteration of the stress status of the exposed siliconnitride cap layer 46 within the region 1 is accomplished by using a germanium ion implantation. However, it is to be understood that the alteration of the stress status of the exposed siliconnitride cap layer 46 within the region 1 may be accomplished by using other methods known to those skilled in the art. - As shown in
FIG. 9 , subsequently, adielectric layer 48 is deposited over theregions 1 and 2 on the siliconnitride cap layer 46. Thedielectric layer 48 may be made of silicon oxide, doped silicon oxide or other suitable materials such as low-k materials. According to another embodiment of this invention, thedielectric layer 48 is stressed. For example, thedielectric layer 48 within region 1 is tensile-stressed, while thedielectric layer 48 withinregion 2 is compressively stressed. Conventional lithographic and etching processes are then carried out to form contact holes 52 in thedielectric layer 48 and in the siliconnitride cap layer 46. The contact holes 52 communicate with the source/drain regions of thedevices nitride cap layer 46 acts as an etching stop layer during the dry etching of the contact holes 52 for alleviating surface damages caused by the etchant substances. - It is advantageous to use the present invention method because the
NMOS transistor 10 is capped with a tensile-stressed silicon nitride cap layer and the PMOS transistor device is capped with a compressive-stressed silicon nitride cap layer. Since the silicon nitride spacers are removed, the stressed silicon nitride cap layer is therefore disposed more closer with thechannels devices - Those skilled in the art will readily observe that numerous modification and alterations of the invention may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (25)
1. A method of manufacturing a metal-oxide-semiconductor (MOS) transistor device, comprising:
providing a semiconductor substrate having a main surface;
forming a gate dielectric layer on the main surface;
forming a gate electrode on the gate dielectric layer, wherein the gate electrode has vertical sidewalls and a top surface;
forming a liner on the vertical sidewalls of the gate electrode;
forming a silicon nitride spacer on the liner;
ion implanting the main surface using the gate electrode and the silicon nitride spacer as an implantation mask, thereby forming a source/drain region of the MOS transistor device in the main surface;
removing the silicon nitride spacer; and
forming a cap layer that borders the liner, wherein the cap layer has a specific stress status.
2. The method of manufacturing a MOS transistor device according to claim 1 wherein the liner is made of silicon oxide.
3. The method of manufacturing a MOS transistor device according to claim 1 wherein the cap layer is made of silicon nitride.
4. The method of manufacturing a MOS transistor device according to claim 1 further comprising the step of forming a source/drain extension under the liner.
5. The method of manufacturing a MOS transistor device according to claim 1 further comprising the step of forming a salicide layer on the source/drain region.
6. The method of manufacturing a MOS transistor device according to claim 1 further comprising the step of annealing the source/drain region.
7. The method of manufacturing a MOS transistor device according to claim 1 wherein the cap layer has a thickness of about 30˜2000 angstroms.
8. The method of manufacturing a MOS transistor device according to claim 1 wherein the cap layer acts as an etching stop layer during etching of a contact hole.
9. The method of manufacturing a MOS transistor device according to claim 1 wherein the MOS transistor device is an NMOS transistor device and wherein the cap layer is tensile-stressed.
10. The method of manufacturing a MOS transistor device according to claim 1 wherein the MOS transistor device is a PMOS transistor device and wherein the cap layer is compressive-stressed.
11. A metal-oxide-semiconductor (MOS) transistor device, comprising:
a semiconductor substrate having a main surface;
a gate dielectric layer on the main surface;
a gate electrode on the gate dielectric layer, wherein the gate electrode has vertical sidewalls and a top surface;
an L-shaped liner on the vertical sidewalls of the gate electrode;
a source region in the main surface; and
a drain region separated from the source region by a channel region under the gate electrode, wherein the source region and the drain region define a channel direction, and wherein the channel region is strained in the channel direction by a stressed cap layer, which borders the L-shaped liner.
12. The MOS transistor device according to claim 11 wherein the MOS transistor device is an NMOS transistor device and wherein the stressed cap layer is tensile-stressed.
13. The MOS transistor device according to claim 11 wherein the MOS transistor device is a PMOS transistor device and wherein the stressed cap layer is compressive-stressed.
14. The MOS transistor device according to claim 11 wherein the semiconductor substrate is silicon substrate.
15. The MOS transistor device according to claim 11 wherein the liner comprises silicon oxide.
16. The MOS transistor device according to claim 11 further comprising a salicide layer on the source region and the drain region.
17. The MOS transistor device according to claim 11 wherein the stressed cap layer has a thickness of about 30˜2000 angstroms.
18. The MOS transistor device according to claim 11 wherein the cap layer covers the source region, the drain region, the liner, and the top surface of the gate electrode.
19. The MOS transistor device according to claim 11 wherein the cap layer is made of silicon nitride.
20. The MOS transistor device according to claim 11 wherein the cap layer is made of silicon oxide.
21. The MOS transistor device according to claim 11 wherein the cap layer is further laminated by at least one dielectric layer.
22. The MOS transistor device according to claim 21 wherein the dielectric layer is stressed.
23. The MOS transistor device according to claim 21 wherein the MOS transistor device is NMOS transistor device and the dielectric layer is tensile-stressed.
24. The MOS transistor device according to claim 21 wherein the MOS transistor device is PMOS transistor device and the dielectric layer is compressive-stressed.
25. The MOS transistor device according to claim 11 wherein the liner has a thickness of about 0 to 500 angstroms.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/904,210 US20060099763A1 (en) | 2004-10-28 | 2004-10-28 | Method of manufacturing semiconductor mos transistor device |
US11/164,031 US7326622B2 (en) | 2004-10-28 | 2005-11-08 | Method of manufacturing semiconductor MOS transistor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/904,210 US20060099763A1 (en) | 2004-10-28 | 2004-10-28 | Method of manufacturing semiconductor mos transistor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/164,031 Division US7326622B2 (en) | 2004-10-28 | 2005-11-08 | Method of manufacturing semiconductor MOS transistor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060099763A1 true US20060099763A1 (en) | 2006-05-11 |
Family
ID=36262565
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/904,210 Abandoned US20060099763A1 (en) | 2004-10-28 | 2004-10-28 | Method of manufacturing semiconductor mos transistor device |
US11/164,031 Active US7326622B2 (en) | 2004-10-28 | 2005-11-08 | Method of manufacturing semiconductor MOS transistor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/164,031 Active US7326622B2 (en) | 2004-10-28 | 2005-11-08 | Method of manufacturing semiconductor MOS transistor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US20060099763A1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060151843A1 (en) * | 2005-01-12 | 2006-07-13 | International Business Machines Corporation | Hot carrier degradation reduction using ion implantation of silicon nitride layer |
US20060189167A1 (en) * | 2005-02-18 | 2006-08-24 | Hsiang-Ying Wang | Method for fabricating silicon nitride film |
US20060228836A1 (en) * | 2005-04-12 | 2006-10-12 | International Business Machines Corporation | Method and structure for forming strained devices |
US20070077773A1 (en) * | 2005-09-30 | 2007-04-05 | Kai Frohberg | Technique for creating different mechanical strain in different cpu regions by forming an etch stop layer having differently modified intrinsic stress |
US20080188046A1 (en) * | 2007-02-05 | 2008-08-07 | Infineon Technologies North America Corp. | Method and Apparatus For Manufacturing A Semiconductor |
US20080237734A1 (en) * | 2007-03-29 | 2008-10-02 | United Microelectronics Corp. | Complementary metal-oxide-semiconductor transistor and method of fabricating the same |
US20090176344A1 (en) * | 2006-05-16 | 2009-07-09 | Cheng-Yao Lo | MOS Devices with Corner Spacers |
US20110042729A1 (en) * | 2009-08-21 | 2011-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for improving selectivity of epi process |
US20110104864A1 (en) * | 2007-03-05 | 2011-05-05 | Li-Shian Jeng | Method of fabricating semiconductor device |
US8735268B2 (en) | 2011-06-22 | 2014-05-27 | United Microelectronics Corp. | Method for fabricating metal-oxide-semiconductor field-effect transistor |
CN107039521A (en) * | 2016-02-04 | 2017-08-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5091397B2 (en) * | 2005-10-27 | 2012-12-05 | パナソニック株式会社 | Semiconductor device |
DE102007025326B4 (en) * | 2007-05-31 | 2011-01-20 | Advanced Micro Devices, Inc., Sunnyvale | A method of forming a semiconductor structure comprising implanting ions into a material layer to be etched |
US20090065841A1 (en) * | 2007-09-06 | 2009-03-12 | Assaf Shappir | SILICON OXY-NITRIDE (SiON) LINER, SUCH AS OPTIONALLY FOR NON-VOLATILE MEMORY CELLS |
US8202776B2 (en) * | 2009-04-22 | 2012-06-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for protecting a gate structure during contact formation |
CN102983075B (en) * | 2011-09-07 | 2015-12-09 | 中芯国际集成电路制造(上海)有限公司 | Application stress closes on the manufacture method of the semiconductor device of technology |
CN103000520B (en) * | 2011-09-09 | 2015-12-16 | 中芯国际集成电路制造(上海)有限公司 | The lithographic method of MOS areal gate side wall layer |
Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US598966A (en) * | 1898-02-15 | William timmis | ||
US5496750A (en) * | 1994-09-19 | 1996-03-05 | Texas Instruments Incorporated | Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition |
US5741725A (en) * | 1995-02-27 | 1998-04-21 | Nec Corporation | Fabrication process for semiconductor device having MOS type field effect transistor |
US5989966A (en) * | 1997-12-15 | 1999-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and a deep sub-micron field effect transistor structure for suppressing short channel effects |
US6214709B1 (en) * | 1998-06-08 | 2001-04-10 | United Microelectronics Corp. | Method of fabricating self-aligned silicide |
US6297117B1 (en) * | 2001-02-12 | 2001-10-02 | Advanced Micro Devices, Inc. | Formation of confined halo regions in field effect transistor |
US6362082B1 (en) * | 1999-06-28 | 2002-03-26 | Intel Corporation | Methodology for control of short channel effects in MOS transistors |
US6372569B1 (en) * | 2000-01-18 | 2002-04-16 | Chartered Semiconductor Manufacturing Ltd. | Selective formation of hydrogen rich PECVD silicon nitride for improved NMOS transistor performance |
US20020081794A1 (en) * | 2000-12-26 | 2002-06-27 | Nec Corporation | Enhanced deposition control in fabricating devices in a semiconductor wafer |
US6551870B1 (en) * | 1998-10-13 | 2003-04-22 | Advanced Micro Devices, Inc. | Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer |
US20040132259A1 (en) * | 2003-01-02 | 2004-07-08 | Ming-Sheng Yang | Method of manufacturing a semiconductor device |
US20040142545A1 (en) * | 2003-01-17 | 2004-07-22 | Advanced Micro Devices, Inc. | Semiconductor with tensile strained substrate and method of making the same |
US20040188670A1 (en) * | 2003-03-31 | 2004-09-30 | Shaheed M. Reaz | Increasing stress-enhanced drive current in a MOS transistor |
US6802880B1 (en) * | 2000-05-29 | 2004-10-12 | Heru Prasanta Wijaya | Air guided filter for internal combustion engine |
US6861318B2 (en) * | 2001-11-01 | 2005-03-01 | Intel Corporation | Semiconductor transistor having a stressed channel |
US20050093030A1 (en) * | 2003-10-30 | 2005-05-05 | Doris Bruce B. | Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers |
US6902680B2 (en) * | 1997-05-27 | 2005-06-07 | Qiagen Gmbh | Device for selectively filtering under reduced pressure and for vacuum drying sample liquids or drops of sample liquids as well as use of said device |
US6902980B2 (en) * | 2003-06-05 | 2005-06-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating a high performance MOSFET device featuring formation of an elevated source/drain region |
US6930007B2 (en) * | 2003-09-15 | 2005-08-16 | Texas Instruments Incorporated | Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performance |
US6946371B2 (en) * | 2002-06-10 | 2005-09-20 | Amberwave Systems Corporation | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
US6960512B2 (en) * | 2003-06-24 | 2005-11-01 | Taiwain Semiconductor Manufacturing Company, Ltd. | Method for manufacturing a semiconductor device having an improved disposable spacer |
US6960781B2 (en) * | 2003-03-07 | 2005-11-01 | Amberwave Systems Corporation | Shallow trench isolation process |
US7002209B2 (en) * | 2004-05-21 | 2006-02-21 | International Business Machines Corporation | MOSFET structure with high mechanical stress in the channel |
US7001844B2 (en) * | 2004-04-30 | 2006-02-21 | International Business Machines Corporation | Material for contact etch layer to enhance device performance |
US20060068541A1 (en) * | 2004-09-24 | 2006-03-30 | Chidambaram Pr | Integration scheme to improve NMOS with poly cap while mitigating PMOS degradation |
US7023046B2 (en) * | 2003-07-11 | 2006-04-04 | Advanced Micro Devices, Inc. | Undoped oxide liner/BPSG for improved data retention |
US7321155B2 (en) * | 2004-05-06 | 2008-01-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Offset spacer formation for strained channel CMOS transistor |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU2002368388A1 (en) | 2002-11-25 | 2004-06-18 | International Business Machines Corporation | Strained finfet cmos device structures |
-
2004
- 2004-10-28 US US10/904,210 patent/US20060099763A1/en not_active Abandoned
-
2005
- 2005-11-08 US US11/164,031 patent/US7326622B2/en active Active
Patent Citations (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US598966A (en) * | 1898-02-15 | William timmis | ||
US5496750A (en) * | 1994-09-19 | 1996-03-05 | Texas Instruments Incorporated | Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition |
US5741725A (en) * | 1995-02-27 | 1998-04-21 | Nec Corporation | Fabrication process for semiconductor device having MOS type field effect transistor |
US6902680B2 (en) * | 1997-05-27 | 2005-06-07 | Qiagen Gmbh | Device for selectively filtering under reduced pressure and for vacuum drying sample liquids or drops of sample liquids as well as use of said device |
US5989966A (en) * | 1997-12-15 | 1999-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and a deep sub-micron field effect transistor structure for suppressing short channel effects |
US6214709B1 (en) * | 1998-06-08 | 2001-04-10 | United Microelectronics Corp. | Method of fabricating self-aligned silicide |
US6551870B1 (en) * | 1998-10-13 | 2003-04-22 | Advanced Micro Devices, Inc. | Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer |
US6362082B1 (en) * | 1999-06-28 | 2002-03-26 | Intel Corporation | Methodology for control of short channel effects in MOS transistors |
US6372569B1 (en) * | 2000-01-18 | 2002-04-16 | Chartered Semiconductor Manufacturing Ltd. | Selective formation of hydrogen rich PECVD silicon nitride for improved NMOS transistor performance |
US6802880B1 (en) * | 2000-05-29 | 2004-10-12 | Heru Prasanta Wijaya | Air guided filter for internal combustion engine |
US20020081794A1 (en) * | 2000-12-26 | 2002-06-27 | Nec Corporation | Enhanced deposition control in fabricating devices in a semiconductor wafer |
US6297117B1 (en) * | 2001-02-12 | 2001-10-02 | Advanced Micro Devices, Inc. | Formation of confined halo regions in field effect transistor |
US6861318B2 (en) * | 2001-11-01 | 2005-03-01 | Intel Corporation | Semiconductor transistor having a stressed channel |
US6946371B2 (en) * | 2002-06-10 | 2005-09-20 | Amberwave Systems Corporation | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
US20040132259A1 (en) * | 2003-01-02 | 2004-07-08 | Ming-Sheng Yang | Method of manufacturing a semiconductor device |
US20040142545A1 (en) * | 2003-01-17 | 2004-07-22 | Advanced Micro Devices, Inc. | Semiconductor with tensile strained substrate and method of making the same |
US6960781B2 (en) * | 2003-03-07 | 2005-11-01 | Amberwave Systems Corporation | Shallow trench isolation process |
US20040188670A1 (en) * | 2003-03-31 | 2004-09-30 | Shaheed M. Reaz | Increasing stress-enhanced drive current in a MOS transistor |
US6902980B2 (en) * | 2003-06-05 | 2005-06-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating a high performance MOSFET device featuring formation of an elevated source/drain region |
US6960512B2 (en) * | 2003-06-24 | 2005-11-01 | Taiwain Semiconductor Manufacturing Company, Ltd. | Method for manufacturing a semiconductor device having an improved disposable spacer |
US7023046B2 (en) * | 2003-07-11 | 2006-04-04 | Advanced Micro Devices, Inc. | Undoped oxide liner/BPSG for improved data retention |
US6930007B2 (en) * | 2003-09-15 | 2005-08-16 | Texas Instruments Incorporated | Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performance |
US20050093030A1 (en) * | 2003-10-30 | 2005-05-05 | Doris Bruce B. | Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers |
US7001844B2 (en) * | 2004-04-30 | 2006-02-21 | International Business Machines Corporation | Material for contact etch layer to enhance device performance |
US7321155B2 (en) * | 2004-05-06 | 2008-01-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Offset spacer formation for strained channel CMOS transistor |
US7002209B2 (en) * | 2004-05-21 | 2006-02-21 | International Business Machines Corporation | MOSFET structure with high mechanical stress in the channel |
US20060068541A1 (en) * | 2004-09-24 | 2006-03-30 | Chidambaram Pr | Integration scheme to improve NMOS with poly cap while mitigating PMOS degradation |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080128834A1 (en) * | 2005-01-12 | 2008-06-05 | International Business Machines Corporation | Hot carrier degradation reduction using ion implantation of silicon nitride layer |
US20060151843A1 (en) * | 2005-01-12 | 2006-07-13 | International Business Machines Corporation | Hot carrier degradation reduction using ion implantation of silicon nitride layer |
US20060189167A1 (en) * | 2005-02-18 | 2006-08-24 | Hsiang-Ying Wang | Method for fabricating silicon nitride film |
US7545004B2 (en) * | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
US20060228836A1 (en) * | 2005-04-12 | 2006-10-12 | International Business Machines Corporation | Method and structure for forming strained devices |
US20070077773A1 (en) * | 2005-09-30 | 2007-04-05 | Kai Frohberg | Technique for creating different mechanical strain in different cpu regions by forming an etch stop layer having differently modified intrinsic stress |
US7608912B2 (en) * | 2005-09-30 | 2009-10-27 | Advanced Micro Devices, Inc. | Technique for creating different mechanical strain in different CPU regions by forming an etch stop layer having differently modified intrinsic stress |
US20090176344A1 (en) * | 2006-05-16 | 2009-07-09 | Cheng-Yao Lo | MOS Devices with Corner Spacers |
US7772051B2 (en) * | 2006-05-16 | 2010-08-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | MOS devices with corner spacers |
US20080188046A1 (en) * | 2007-02-05 | 2008-08-07 | Infineon Technologies North America Corp. | Method and Apparatus For Manufacturing A Semiconductor |
US8016941B2 (en) | 2007-02-05 | 2011-09-13 | Infineon Technologies Ag | Method and apparatus for manufacturing a semiconductor |
US20110104864A1 (en) * | 2007-03-05 | 2011-05-05 | Li-Shian Jeng | Method of fabricating semiconductor device |
US20080237734A1 (en) * | 2007-03-29 | 2008-10-02 | United Microelectronics Corp. | Complementary metal-oxide-semiconductor transistor and method of fabricating the same |
US20110042729A1 (en) * | 2009-08-21 | 2011-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for improving selectivity of epi process |
US8487354B2 (en) * | 2009-08-21 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for improving selectivity of epi process |
US8735268B2 (en) | 2011-06-22 | 2014-05-27 | United Microelectronics Corp. | Method for fabricating metal-oxide-semiconductor field-effect transistor |
CN107039521A (en) * | 2016-02-04 | 2017-08-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20060094195A1 (en) | 2006-05-04 |
US7326622B2 (en) | 2008-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7326622B2 (en) | Method of manufacturing semiconductor MOS transistor device | |
US8076194B2 (en) | Method of fabricating metal oxide semiconductor transistor | |
US7342284B2 (en) | Semiconductor MOS transistor device and method for making the same | |
US7618856B2 (en) | Method for fabricating strained-silicon CMOS transistors | |
US7118952B2 (en) | Method of making transistor with strained source/drain | |
US7517766B2 (en) | Method of removing a spacer, method of manufacturing a metal-oxide-semiconductor transistor device, and metal-oxide-semiconductor transistor device | |
US9159629B2 (en) | High performance CMOS device design | |
US7494878B2 (en) | Metal-oxide-semiconductor transistor and method of forming the same | |
US20130193514A1 (en) | Method to enable the formation of silicon germanium channel of fdsoi devices for pfet threshold voltage engineering | |
US8013398B2 (en) | Semiconductor device | |
US20080242017A1 (en) | Method of manufacturing semiconductor mos transistor devices | |
US20080242020A1 (en) | Method of manufacturing a mos transistor device | |
US20140167186A1 (en) | Semiconductor device structures including strained transistor channels | |
US7550356B2 (en) | Method of fabricating strained-silicon transistors | |
US20070072378A1 (en) | Method of manufacturing metal-oxide-semiconductor transistor devices | |
US20110217847A1 (en) | Semiconductor device and manufacturing method thereof | |
US7589385B2 (en) | Semiconductor CMOS transistors and method of manufacturing the same | |
US7892909B2 (en) | Polysilicon gate formation by in-situ doping | |
US20080194072A1 (en) | Polysilicon gate formation by in-situ doping | |
US7547594B2 (en) | Metal-oxide-semiconductor transistor and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, YI-CHENG;HWANG, JIUNN-REN;SHIAU, WEI-TSUN;AND OTHERS;REEL/FRAME:015317/0340 Effective date: 20040927 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |