Sök Bilder Maps Play YouTube Nyheter Gmail Drive Mer »
Logga in
Använder du ett skärmläsningsprogram? Öppna boken i tillgänglighetsläge genom att klicka här. Tillgänglighetsläget har samma grundläggande funktioner men fungerar bättre ihop med skärmläsningsprogrammet.

Patent

  1. Avancerad patentsökning
PublikationsnummerUS20050161739 A1
Typ av kungörelseAnsökan
AnsökningsnummerUS 10/707,964
Publiceringsdatum28 jul 2005
Registreringsdatum28 jan 2004
Prioritetsdatum28 jan 2004
Även publicerat somCN1694262A, CN100461451C, US7224029, US7534669, US20070134864
Publikationsnummer10707964, 707964, US 2005/0161739 A1, US 2005/161739 A1, US 20050161739 A1, US 20050161739A1, US 2005161739 A1, US 2005161739A1, US-A1-20050161739, US-A1-2005161739, US2005/0161739A1, US2005/161739A1, US20050161739 A1, US20050161739A1, US2005161739 A1, US2005161739A1
UppfinnareBrent Anderson, Edward Nowak, Jed Rankin
Ursprunglig innehavareInternational Business Machines Corporation
Exportera citatBiBTeX, EndNote, RefMan
Externa länkar: USPTO, Överlåtelse av äganderätt till patent som har registrerats av USPTO, Espacenet
Method and structure to create multiple device widths in finfet technology in both bulk and soi
US 20050161739 A1
Sammanfattning
Disclosed is a structure and method for producing a fin-type field effect transistor (FinFET) that has a buried oxide layer over a substrate, at least one first fin structure and at least one second fin structure positioned on the buried oxide layer. First spacers are adjacent the first fin structure and second spacers are adjacent the second fin structure. The first spacers cover a larger portion of the first fin structure when compared to the portion of the second fin structure covered by the second spacers. Those fins that have larger spacers will receive a smaller area of semiconductor doping and those fins that have smaller spacers will receive a larger area of semiconductor doping. Therefore, there is a difference in doping between the first fins and the second fins that is caused by the differently sized spacers. The difference in doping between the first fins and the second fins changes an effective width of the second fins when compared to the first fins.
Bilder(16)
Previous page
Next page
Anspråk(28)
1. A fin-type field effect transistor (FinFET) comprising:
a first fin structure positioned on a substrate;
a second fin structure positioned on said substrate;
first spacers adjacent said first fin structure; and
second spacers adjacent said second fin structure,
wherein said first spacers cover a larger portion of said first fin structure when compared to the portion of said second fin structure covered by said second spacers.
2. The FinFET in claim 1, wherein first spacers are larger than said second spacers and the difference in size between said first spacers and said second spacers is adapted to provide a difference in doping between said first fin structure and said second fin structure.
3. The FinFET in claim 2, wherein said difference in doping between said first fin structure and said second fin structure changes an effective channel width of said first fin structure when compared to said second fin structure.
4. The FinFET in claim 1, wherein said first spacers and said second spacers include doping impurities adapted to diffuse into adjacent portions of said first fin structure and said second fin structure so as to cause the portion of each fin structure that is adjacent each spacer to comprise an electrically inactive portion of the device.
5. The FinFET in claim 1, wherein said first fin structure is the same physical size as said second fin structure.
6. The FinFET in claim 1, further comprising:
at least one gate conductor over said first fin structure and said second fin structure; and
a gate insulator positioned between said gate conductor and said first fin structure and said second fin structure.
7. The FinFET in claim 1, wherein said first spacers and said second spacers comprise the same material.
8. A fin-type field effect transistor (FinFET) comprising:
a buried oxide layer over a substrate;
a first fin structure positioned on said buried oxide layer;
a second fin structure positioned on said buried oxide layer;
spacers adjacent only said first fin structure;
a gate insulator covering a full length of said second fin structure.
9. The FinFET in claim 8, wherein said spacers are adapted to provide a difference in doping between the first fin structure and the second fin structure.
10. The FinFET in claim 9, wherein said difference in doping between said first fin structure and said second fin structure changes an effective channel width of said first fin structure when compared to said second fin structure.
11. The FinFET in claim 8, wherein said spacers include doping impurities adapted to diffuse into adjacent portions of said first fin structure so as to cause the portion of said first fin structure that is adjacent said first spacers to comprise an electrically inactive portion of the device.
12. The FinFET in claim 8, wherein said first fin structure is the same physical size as said second fin structure.
13. The FinFET in claim 8, further comprising at least one gate conductor over said first fin structure and said second fin structure.
14. The FinFET in claim 8, wherein said gate insulator is further positioned along portions of said first fin structure not covered by said spacers.
15. The FinFET in claim 8, wherein said first spacers and said second spacers comprise the same material.
16. A method of making a fin-type field effect transistor (FinFET) structure, said method comprising:
forming a first fin structure and a second fin structure on a substrate;
forming first spacers adjacent said first fin structure and second spacers adjacent said second fin structure; and
removing a portion of said second spacers such that said first spacers cover a larger portion of said first fin structure when compared to the portion of said second fin structure covered by said second spacers.
17. The method in claim 15, further comprising, after removing said portion of said second spacers, forming at least one gate conductor over said first fin structure and said second fin structure,
The method in claim 15, further comprising, before forming said gate conductor, forming a gate insulator on said first fin structure and said second fin structure.
18. The method in claim 17, further comprising, after removing said portion of said second spacers, doping portions of said first fin structure and said second fin structure that are not protected by said first spacers and said second spacers, such that there is a difference in doping between said first fin structure and said second fin structure.
19. The method in claim 18, wherein a difference in doping between said first fin structure and said second fin structure changes an effective width of said second fin structure when compared to said first fin structure.
20. The method in claim 15, wherein said first fin structure is the same size as said second fin structure, wherein said width is a measure of distance in a direction perpendicular to the surface of said buried oxide layer.
21. The method in claim 15, wherein said first spacers and said second spacers comprise the same material.
22. A method of making a fin-type field effect transistor (FinFET) structure, said method comprising:
forming a buried oxide layer on a substrate;
forming a first fin structure and a second fin structure on said buried oxide layer;
forming first spacers adjacent only said first fin structure and second spacers adjacent said second fin structure; and
removing a portion of said second spacers.
23. The method in claim 22, further comprising, after removing said portion of said second spacers, forming at least one gate conductor over said first fin structure and said second fin structure.
24. The method in claim 22, further comprising, before forming said gate conductor, forming a gate insulator on said first fin structure, said second fin structure, said first spacers, and said second spacers.
25. The method in claim 24, further comprising, after removing said portion of said second spacers, doping portions of said first fin structure and said second fin structure that are not protected by said first spacers and said second spacers, such that there is a difference in doping between said first fin structure and said second fin structure.
26. The method in claim 25, wherein a difference in doping between said first fin structure and said second fin structure changes an effective width of said second fin structure when compared to said first fin structure.
27. The method in claim 22, wherein said first fin structure is the same size as said second fin structure, wherein said width is a measure of distance in a direction perpendicular to the surface of said buried oxide layer.
28. The method in claim 22, wherein said first spacers and said second spacers comprise the same material.
Beskrivning
    BACKGROUND OF INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention generally relates to fin-type field effect transistor (FinFET) structure and more particularly to an improved structure that includes differently sized spacers adjacent the fins which operate to change the effective width of the fins.
  • [0003]
    2. Description of the Related Art
  • [0004]
    As the end of linear scaling of planar complementary metal oxide semiconductors (CMOS) approaches, alternative device structures are being evaluated. One of the primary candidates is FinFET technology, where a thin fin, or pillar of silicon is created using sub-lithographic techniques, thereby allowing placement of the gate on sides of the Fin, which in the on state, fully depletes the silicon in the fin, making it a high performance device. U.S. Pat. No. 6,413,802 to Hu et al. (hereinafter “Hu”), which is incorporated herein by reference, discloses one example of a FinFET structure.
  • [0005]
    Conventional CMOS designers have the flexibility of using any (as limited by the design grid increments) width device, as well as gate lengths for a variety of performance and power characteristics. With FinFET technology, current integration techniques only allow for variation of the gate length but not the width (the width of a FinFET is determined by the height of the fin). This limitation in the device design creates difficulty for both porting existing designs into FinFET technology, as well as designing the plethora of circuits that designers have in their toolkit.
  • [0006]
    The current industry solution to circumvent this limitation has been to use multiple parallel fins controlled by the same gate. This quantizes the effective width of the device far more than the prior grid limitations. In addition, many designs incorporate slightly larger than minimum devices to get similar characteristics to the high performance device, without quite as much power consumption, or susceptibility to the effects of across chip line variation (ACLV). The quantization of 1 fin, 2 fins, 3 fins, etc., makes designing a slightly larger than minimum feature impossible. Additionally, for bulk FIN integration schemes, the methods for isolating the fins electrically from the substrate are relatively difficult or expensive, and provide no means for creating multiple device widths.
  • SUMMARY OF INVENTION
  • [0007]
    The present invention involves putting a spacer on the lower portion of some FinFETs (using a blocking mask to remove/reduce unwanted spacers), and by using several potential doping schemes, making the area protected behind the spacer electrically inactive. When a gate is subsequently patterned on top of the fin with spacers, a different width device is created than a fin without spacers. There is no limitation as to how many different height spacers could be placed on the wafer simultaneously, however there is an optimal number for balancing the design flexibility with the manufacturing costs.
  • [0008]
    Thus, the invention first provides a method of making a fin-type field effect transistor (FinFET) structure that begins with forming a buried oxide layer on a substrate (or simply starting with a silicon substrate). Next, the invention forms fins and insulating spacers adjacent the fins. The fin structures all have the same height. For fins, the electrical width is a measure of distance in a direction perpendicular to the surface of the substrate or buried oxide layer. The invention removes at least a portion of some of the insulating spacers, such that first insulating spacers cover a larger portion of first fin structures when compared to the portion of second fin structures covered by second insulating spacers.
  • [0009]
    After removing the portions of the insulating spacers, the invention dopes the fin structures to make them active semiconductors. The spacers can contain doping impurities that diffuse into the adjacent portions of the fins. These doping impurities have the effect to isolate this region electrically from the remainder of the fin, and maintain the portion of the fin (the lower portion) that is protected by the spacer as an insulator. In this process, those fins that have larger spacers will have less area exposed to become active devices; fins that have smaller spacers have more exposed fin that will become active devices. Therefore, there is a difference in doping between the first fins and the second fins that is caused by the differently sized spacers. The difference in doping between the first fins and the second fins changes an effective width of the second fins when compared to the first fins.
  • [0010]
    Before forming a gate conductor, the invention forms a gate insulator on the fin structures and the insulating spacers. Then, the invention forms at least one gate conductor over the gate oxide.
  • [0011]
    This process produces a fin-type field effect transistor (FinFET) that has a buried oxide layer over a substrate, at least one first fin structure and at least one second fin structure positioned on the buried oxide layer. First insulating spacers are adjacent the first fin structures and second insulating spacers are adjacent the second fin structures. The first insulating spacers cover a larger portion of the first fin structure when compared to the portion of the second fin structure covered by the second insulating spacers.
  • [0012]
    Those fins that have larger spacers will receive a smaller area of active doping and those fins that have smaller spacers will receive a larger area of active doping. Therefore, there is a difference in doping between the first fins and the second fins that is caused by the differently sized spacers. The difference in doping between the first fins and the second fins changes an effective width of the second fins when compared to the first fins without having to use the fins of different physical widths or use multiple fins within each transistor, as is required conventionally.
  • [0013]
    These, and other, aspects and objects of the present invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following description, while indicating preferred embodiments of the present invention and numerous specific details thereof, is given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the present invention without departing from the spirit thereof, and the invention includes all such modifications.
  • BRIEF DESCRIPTION OF DRAWINGS
  • [0014]
    The invention will be better understood from the following detailed description with reference to the drawings, in which:
  • [0015]
    FIGS. 1A and 1B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0016]
    FIGS. 2A and 2B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0017]
    FIGS. 3A and 3B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0018]
    FIGS. 4A and 4B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0019]
    FIGS. 5A and 5B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0020]
    FIGS. 6A and 6B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0021]
    FIGS. 7A and 7B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0022]
    FIGS. 8A and 8B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0023]
    FIGS. 9A and 9B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0024]
    FIGS. 10A and 10B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0025]
    FIGS. 11A and 11B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0026]
    FIGS. 12A and 12B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0027]
    FIGS. 13A and 13B are schematic side view and top view diagrams of a partially completed FinFET structure;
  • [0028]
    FIGS. 14A and 14B are schematic side view and top view diagrams of a partially completed FinFET structure; and
  • [0029]
    FIG. 15 is a flow diagram illustrating a preferred method of the invention.
  • DETAILED DESCRIPTION
  • [0030]
    The present invention and the various features and advantageous details thereof are explained more fully with reference to the nonlimiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the present invention. The examples used herein are intended merely to facilitate an understanding of ways in which the invention may be practiced and to further enable those of skill in the art to practice the invention. Accordingly, the examples should not be construed as limiting the scope of the invention.
  • [0031]
    FIGS. 1A-7B illustrate a bulk silicon substrate embodiment of the invention and FIGS. 8A-14B illustrate a second silicon-on-insulator (SOI) structure. In all the drawings, the “A” Figures represent a cross-sectional view and the “B” Figures represent a top view showing the line X-X′ through which the cross-sectional view is drawn. There are numerous processes that could be used to form the structures discussed below and such processes are well-known to those ordinarily skilled in the art. In order to avoid obscuring the salient features of the invention in unnecessary detail, the discussion of these well-known manufacturing processes have been omitted from the following discussion.
  • [0032]
    More specifically, FIGS. 1A-1B illustrate two fins 112, 114 formed above a silicon substrate 110 using well-known techniques. In FIGS. 2A-2B, an insulator 116 (which will eventually become the spacers) is deposited over the structure using well-known techniques. The insulator 116 could contain a doping impurity designed to diffuse from the insulator 116 into the fins 112, 114 (upon, for example, heating) to electrically isolate this part of the fin from the active portion later. The doping impurity that is selected depends upon the type of semiconductor impurity that will be used, and such chemistries are well-known to those ordinarily skilled in the art. For example, if complementary (e.g., NFET, PFET) are being manufactured simultaneously one type of impurity (with an opposing impurity doping spacer) would be used for a first type of transistor, and a different type of impurity (also with a relatively opposing impurity doping spacer) would be used for the other type(s) of transistors. In FIGS. 3A-3C, the insulator material 116 is etched in a selective anisotropic etching process to leave the insulator material 116 only on the lower side walls of the fins 112, 114 using well-known techniques. The spacers are identified as numbers 118 and 120 in the drawings.
  • [0033]
    In FIGS. 4A-4B, a protective mask 122 is formed over one of the fins 112 and its associated set of spacers 120 using well-known techniques. This leaves fin 114 and spacers 118 exposed. Next, in FIGS. 5A-5B, an etching (or other similar) process is used to reduce the height of the spacers 118 using well-known techniques. Note that because of the protective mask 122, the height of the spacer 120 is not affected by this etching process. In FIGS. 6A-6B, the protective mask 122 is removed and a semiconductor active area impurity is implanted into the exposed portions 113, 115 of fins 112, 114 using well-known techniques. The spacers 118, 120 can have material compositions and size characteristics sufficient to prevent transmission of the impurity through the spacers. Also, the spacers 118, 120 can also contain doping impurities that diffuse into the adjacent portions of the fins 112, 114. These doping impurities increase the threshold of this portion of the fin device, and maintain the portion of the fin (the lower portion) that is protected by the spacers 118, 120 as an insulator. In this process, those fins that have taller spacers will receive a relatively smaller area of semiconductor doping 113 and those fins that have shorter spacers will receive a relatively larger area of semiconductor doping 115.
  • [0034]
    Therefore, the portions of the fins 112, 114 that are protected by the spacers 118, 120 will not be electrically active. As is understood by those ordinarily skilled in the art, the impurity changes the material of the fins 112, 114 from poor conductor into a semiconductor 113, 115. Thus, the size of the spacers 118, 120 controls how much (length, area) of the fins 112, 114 will become semiconductors 113, 115. The remainder of the fin (the portion protected by the spacers 118, 120) will remain as an intrinsic silicon, while the exposed portion 113, 115 of each fin 112, 114 will become doped to function as an active semiconductor. In this way, the size of the spacers 118, 120 controls the effective semiconductor width of the fin.
  • [0035]
    Next, as shown in FIGS. 7A and 7B, gate conductors and gate oxide 124, 126 are formed over the fins using well-known techniques. In this example, the gate conductors 124, 126 are separate and therefore the fins 112, 114 form individual transistors. However, one ordinarily skilled in the art would understand that the invention is equally applicable to transistors that utilize multiple fins per transistor where a common gate conductor covers a number of fins. Additional structures that would be formed using well-known techniques include additional sidewall insulators, source/drain regions, contacts, etc.
  • [0036]
    FIGS. 8A-14B illustrate a second embodiment of the invention that utilizes an SOI structure. In this embodiment, one set of spacers is completely removed from the structure. For consistency, the same numbering scheme is used in the second embodiment for the same materials and structures discussed above in the first embodiment.
  • [0037]
    More specifically, FIGS. 8A-8B illustrate two fins 112, 114 formed above a buried oxide layer 130 on silicon substrate 110 using well-known techniques. In FIGS. 9A-9B, an insulator 116 (which will eventually become the spacers) is deposited over the structure using well-known techniques. In FIGS. 10A-10C, the insulator material 116 is etched in a selective anisotropic etching process to leave the insulator material 116 only on the lower side walls of the fins 112, 114 using well-known techniques. The spacers are again identified as numbers 118 and 120 in the drawings.
  • [0038]
    In FIGS. 11A-11B, a protective mask 122 is formed over one of the fins 112 and its associated set of spacers 120 using well-known techniques. This leaves fin 114 and spacers 118 exposed. Next, in FIGS. 12A-12B, an etching (or other similar) process is used to remove spacers 118 using well-known techniques. Note that because of the protective mask 122, the height of the spacer 120 is not affected by this etching process. In FIGS. 13A-13B, the protective mask 122 is removed and an impurity is implanted into the fins 112, 114 using well-known techniques. The spacers 120 can have a material composition and size characteristics sufficient to prevent transmission of the impurity through the spacers. Also, the spacers 120 can contain doping impurities that diffuse into the adjacent portions of the fin 112. These doping impurities maintain the portion of the fin (the lower portion) that is protected by the spacers 120 as a poor conductor. In this process, those fins that have larger spacers will receive a relatively smaller area of semiconductor doping 113 and those fins that do not have spacers will receive a relatively larger area of semiconductor doping 115.
  • [0039]
    As is understood by those ordinarily skilled in the art, the impurity changes the material of the fins 112, 114 from an intrinsic silicon into a semiconductor device 113, 115. Thus, the presence or absence of the spacer 120 controls how much of the fin 112 will become a semiconductor. The remainder of the fin (the portion protected by the spacer 120) will act as an insulator, while the exposed portion 113 of the fin 112 will become an active semiconductor. In this way, the absence or presence, and size of the spacer 120 controls the effective semiconductor width of the fin.
  • [0040]
    Next, as shown in FIGS. 14A and 14B, gate conductors 124, 126 are formed over the fins using well-known techniques. In this example, the gate conductors 124, 126 are separate and, therefore, the fins 112, 114 form individual transistors. However, one ordinarily skilled in the art would understand that the invention is equally applicable to transistors that utilize multiple fins per transistor where a common gate conductor covers a number of fins. Additional structures that would be formed using well-known techniques include additional sidewall insulators, source/drain regions, contacts, etc.
  • [0041]
    This processing flow is shown in flowchart form in FIG. 15. More specifically, the invention begins by forming a buried oxide layer on a substrate 150 (or simply starts with a silicon substrate). Next, the invention forms fins 152 and insulating spacers 154 adjacent the fins. The fin structures can all have the same size. The invention removes at least a portion of (or completely removes) some of the insulating spacers 156, such that first insulating spacers cover a larger portion of first fin structures when compared to the portion of second fin structures covered by second insulating spacers.
  • [0042]
    After removing the portions or all of some of the insulating spacers, the invention dopes the portions of the fin structures that are not protected by the insulating spacers 158 to make those portions of the fins semiconductors. In this process, those fins that have larger spacers will receive a smaller area of doping and those fins that have smaller spacers (or no spacers) will receive a larger area of doping. Therefore, there is a difference in doping between the first fins and the second fins that is caused by the differently sized spacers. The difference in doping between the first fins and the second fins changes an effective width of the second fins when compared to the first fins.
  • [0043]
    This process produces a fin-type field effect transistor (FinFET) that has a buried oxide layer over a substrate, at least one first fin structure and at least one second fin structure positioned on the buried oxide layer. First insulating spacers are adjacent the first fin structures and second insulating spacers are adjacent the second fin structures. The first insulating spacers cover a larger portion of the first fin structure when compared to the portion of the second fin structure covered by the second insulating spacers. This creates FinFETs that are not the full height of the fin.
  • [0044]
    Those fins that have larger spacers will receive a smaller area of doping and those fins that have smaller spacers will receive a larger area of doping. Therefore, there is a difference in doping between the first fins and the second fins that is caused by the differently sized spacers. The difference in doping between the first fins and the second fins changes an effective width of the second fins when compared to the first fins without having to use fins of different physical widths or use multiple fins within each transistor, as is required conventionally.
  • [0045]
    While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Citat från patent
citerade patent Registreringsdatum Publiceringsdatum Sökande Titel
US5739057 *18 apr 199614 apr 1998Tiwari; SandipMethod of making self-aligned dual gate MOSFET with an ultranarrow channel
US6342410 *10 jul 200029 jan 2002Advanced Micro Devices, Inc.Fabrication of a field effect transistor with three sided gate structure on semiconductor on insulator
US6432829 *8 mar 200113 aug 2002International Business Machines CorporationProcess for making planarized silicon fin device
US6475890 *12 feb 20015 nov 2002Advanced Micro Devices, Inc.Fabrication of a field effect transistor with an upside down T-shaped semiconductor pillar in SOI technology
US6492212 *5 okt 200110 dec 2002International Business Machines CorporationVariable threshold voltage double gated transistors and method of fabrication
US6525403 *24 sep 200125 feb 2003Kabushiki Kaisha ToshibaSemiconductor device having MIS field effect transistors or three-dimensional structure
US6562665 *16 okt 200013 maj 2003Advanced Micro Devices, Inc.Fabrication of a field effect transistor with a recess in a semiconductor pillar in SOI technology
US6756643 *12 jun 200329 jun 2004Advanced Micro Devices, Inc.Dual silicon layer for chemical mechanical polishing planarization
US6787406 *12 aug 20037 sep 2004Advanced Micro Devices, Inc.Systems and methods for forming dense n-channel and p-channel fins using shadow implanting
US20030042531 *4 sep 20026 mar 2003Lee Jong HoFlash memory element and manufacturing method thereof
US20030102518 *4 dec 20015 jun 2003International Business Machines CorporationFinfet SRAM cell using low mobility plane for cell stability and method for forming
US20030113970 *14 dec 200119 jun 2003Fried David M.Implanted asymmetric doped polysilicon gate FinFET
US20030193058 *12 apr 200216 okt 2003International Business Machines CorporationIntegrated circuit with capacitors having fin structure
Hänvisningar finns i följande patent
citeras i Registreringsdatum Publiceringsdatum Sökande Titel
US730121012 jan 200627 nov 2007International Business Machines CorporationMethod and structure to process thick and thin fins and variable fin to fin spacing
US7419857 *20 dec 20052 sep 2008Korea Advanced Institute Of Science And TechnologyMethod for manufacturing field effect transistor having channel consisting of silicon fins and silicon body and transistor structure manufactured thereby
US773695626 mar 200815 jun 2010Intel CorporationLateral undercut of metal gate in SOI device
US776353129 aug 200727 jul 2010International Business Machines CorporationMethod and structure to process thick and thin fins and variable fin to fin spacing
US77817714 feb 200824 aug 2010Intel CorporationBulk non-planar transistor having strained enhanced mobility and methods of fabrication
US778728623 sep 200831 aug 2010Commissariat A L'energie AtomiqueSRAM memory with reference bias cell
US782051328 okt 200826 okt 2010Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US78796752 maj 20081 feb 2011Intel CorporationField effect transistor with metal source/drain regions
US789804114 sep 20071 mar 2011Intel CorporationBlock contact architectures for nanoscale channel transistors
US79020143 jan 20078 mar 2011Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US796079420 dec 200714 jun 2011Intel CorporationNon-planar pMOS structure with a strained channel region and an integrated strained CMOS flow
US798928018 dec 20082 aug 2011Intel CorporationDielectric interface for group III-V semiconductor device
US806781824 nov 201029 nov 2011Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US80719838 maj 20096 dec 2011Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US808481812 jan 200627 dec 2011Intel CorporationHigh mobility tri-gate devices and methods of fabrication
US81836464 feb 201122 maj 2012Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US8193567 *11 dec 20085 jun 2012Intel CorporationProcess for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby
US82687096 aug 201018 sep 2012Intel CorporationIndependently accessed double-gate and tri-gate transistors in same process flow
US827362629 sep 201025 sep 2012Intel CorporationnNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US828882326 sep 200816 okt 2012Commissariat A L'energie AtomiqueDouble-gate transistor structure equipped with a multi-branch channel
US82941801 mar 201123 okt 2012Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US836256623 jun 200829 jan 2013Intel CorporationStress in trigate devices using complimentary gate fill materials
US836813523 apr 20125 feb 2013Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US839992214 sep 201219 mar 2013Intel CorporationIndependently accessed double-gate and tri-gate transistors
US840516426 apr 201026 mar 2013Intel CorporationTri-gate transistor device with stress incorporation layer and method of fabrication
US849223225 jul 201123 jul 2013Commissariat A L'energie AtomiqueProduction of a transistor gate on a multibranch channel structure and means for isolating this gate from the source and drain regions
US85023187 nov 20086 aug 2013Commissariat A L'energie Atomique Et Aux Energies AlternativesSRAM memory cell provided with transistors having a vertical multichannel structure
US850235123 sep 20116 aug 2013Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US858125820 okt 201112 nov 2013Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US86179453 feb 201231 dec 2013Intel CorporationStacking fault and twin blocking barrier for integrating III-V on Si
US866469428 jan 20134 mar 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US874173325 jan 20133 jun 2014Intel CorporationStress in trigate devices using complimentary gate fill materials
US87490263 jun 201310 jun 2014Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US881639420 dec 201326 aug 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US882881813 mar 20139 sep 2014Samsung Electronics Co., Ltd.Methods of fabricating integrated circuit device with fin transistors having different threshold voltages
US89334588 okt 201313 jan 2015Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US9023715 *24 apr 20125 maj 2015Globalfoundries Inc.Methods of forming bulk FinFET devices so as to reduce punch through leakage currents
US904831421 aug 20142 jun 2015Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US9123772 *2 okt 20131 sep 2015GlobalFoundries, Inc.FinFET fabrication method
US91905188 maj 201417 nov 2015Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US92247548 maj 201429 dec 2015Intel CorporationStress in trigate devices using complimentary gate fill materials
US933730718 nov 201010 maj 2016Intel CorporationMethod for fabricating transistor with thinned channel
US93685831 maj 201514 jun 2016Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US938518018 dec 20145 jul 2016Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US945009211 nov 201520 sep 2016Intel CorporationStress in trigate devices using complimentary gate fill materials
US9583630 *4 aug 201628 feb 2017Unisantis Electronics Singapore Pte. Ltd.Method for producing semiconductor device and semiconductor device
US961408310 jun 20164 apr 2017Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US974180916 sep 201522 aug 2017Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US974839124 feb 201729 aug 2017Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US976172414 jun 201612 sep 2017Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US980619329 aug 201631 okt 2017Intel CorporationStress in trigate devices using complimentary gate fill materials
US980619514 mar 201631 okt 2017Intel CorporationMethod for fabricating transistor with thinned channel
US20050158970 *16 jan 200421 jul 2005Robert ChauTri-gate transistors and methods to fabricate same
US20070069293 *28 sep 200529 mar 2007Kavalieros Jack TProcess for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby
US20070141763 *20 dec 200521 jun 2007Yang-Kyu ChoiMethod for manufacturing field effect transistor having channel consisting of silicon fins and silicon body and transistor structure manufactured thereby
US20070170521 *12 jan 200626 jul 2007International Business Machines CorporationMethod and structure to process thick and thin fins and variable fin to fin spacing
US20070284669 *15 aug 200713 dec 2007Abadeer Wagdi WMethod and structure to process thick and thin fins and variable fin to fin spacing
US20070292996 *29 aug 200720 dec 2007Abadeer Wagdi WMethod and structure to process thick and thin fins and variable fin to fin spacing
US20080048262 *22 aug 200728 feb 2008Samsung Electronics Co., LtdFin field effect transistor and method of forming the same
US20080277691 *28 dec 200613 nov 2008Commissariat A L'energie AtomiqueProduction of a Transistor Gate on a Multibranch Channel Structure and Means for Isolating This Gate From the Source and Drain Regions
US20090051790 *21 aug 200726 feb 2009Micron Technology, Inc.De-parallax methods and apparatuses for lateral sensor arrays
US20090080237 *23 sep 200826 mar 2009Commissariat A L'energie AtomiqueSram memory with reference bias cell
US20090085119 *26 sep 20082 apr 2009Commissariat A L'energie AtomiqueDouble-gate transistor structure equipped with a multi-branch channel
US20100264496 *7 nov 200821 okt 2010Comm. A L'Energie Atom. et aux Energies AlternaSram memory cell provided with transistors having a vertical multichannel structure
US20130280883 *24 apr 201224 okt 2013Globalfoundries Inc.Methods of forming bulk finfet devices so as to reduce punch through leakage currents
US20150093878 *2 okt 20132 apr 2015Global Foundries Inc.Finfet fabrication method
US20150333062 *25 jul 201519 nov 2015Globalfoundries Inc.Finfet fabrication method
US20160343871 *4 aug 201624 nov 2016Unisantis Electronics Singapore Pte. Ltd.Method for producing semiconductor device and semiconductor device
US20170084454 *17 sep 201523 mar 2017International Business Machines CorporationUniform height tall fins with varying silicon germanium concentrations
CN103377898A *24 apr 201230 okt 2013中芯国际集成电路制造(上海)有限公司Methods for forming semiconductor device and fin type field effect tube
CN103730367A *16 okt 201216 apr 2014中国科学院微电子研究所Semiconductor device manufacturing method
EP3203529A1 *25 sep 20139 aug 2017INTEL CorporationIsolation well doping with solid-state diffusion sources for finfet architectures
WO2007038575A2 *26 sep 20065 apr 2007Intel CorporationProcess for integrating planar and non-planar cmos transistors on a bulk substrate and article made thereby
WO2007038575A3 *26 sep 200619 jul 2007Justin BraskProcess for integrating planar and non-planar cmos transistors on a bulk substrate and article made thereby
WO2009060052A1 *7 nov 200814 maj 2009Commissariat A L'energie AtomiqueSram memory cell equipped with transistors having a vertical multi-channel structure
Klassificeringar
USA-klassificering257/347, 257/351, 257/E21.703, 438/479, 438/154
Internationell klassificeringH01L21/8234, H01L21/84, H01L21/762, H01L27/08, H01L29/786, H01L27/088, H01L21/336
Kooperativ klassningH01L29/66803, H01L29/785, H01L29/66795, H01L21/84
Europeisk klassificeringH01L29/66M6T6F16F, H01L21/84, H01L29/78S
Juridiska händelser
DatumKodHändelseBeskrivning
28 jan 2004ASAssignment
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDERSON, BRENT A.;NOWAK, EDWARD J.;RANKIN, JED H.;REEL/FRAME:014286/0994;SIGNING DATES FROM 20040116 TO 20040127
17 feb 2009CCCertificate of correction
9 okt 2010FPAYFee payment
Year of fee payment: 4
10 okt 2014FPAYFee payment
Year of fee payment: 8
3 sep 2015ASAssignment
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001
Effective date: 20150629
5 okt 2015ASAssignment
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001
Effective date: 20150910