US20050045937A1 - Fence-free etching of iridium barrier having a steep taper angle - Google Patents
Fence-free etching of iridium barrier having a steep taper angle Download PDFInfo
- Publication number
- US20050045937A1 US20050045937A1 US10/654,376 US65437603A US2005045937A1 US 20050045937 A1 US20050045937 A1 US 20050045937A1 US 65437603 A US65437603 A US 65437603A US 2005045937 A1 US2005045937 A1 US 2005045937A1
- Authority
- US
- United States
- Prior art keywords
- barrier layer
- etching
- recipe
- fence
- sidewalls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
Definitions
- the present invention relates to processes for etching barrier layers used in ferroelectric devices. More particularly, the present invention relates to a process for the fence-free etching of the bottom electrode barrier layer in a ferroelectric capacitor on plug structure.
- ferroelectric capacitors In prior-art wafers, poly silicon or tungsten plugs (contact plugs) are often used as vertical interconnects between metal lines in multilevel interconnect schemes. In ferroelectric capacitors such contact plugs form a capacitor on plug (COP) structure.
- the ferroelectric materials in FeRAM (Ferroelectric Random Access Memory) and high K materials in DRAM generally are crystallized at a high temperature (600C or above) in oxygen ambient. A thick barrier against oxygen diffusion is needed to prevent the diffusion of oxygen from a ferroelectric capacitor to the contact plug.
- Ir Iridium
- TEOS Tetraethyl Orthosilicate Due to the low etching selectivity between Ir and TEOS, the thickness of the barrier is limited by the maximum usable hardmask thickness and the TEOS hardmask needs to be very thick compared to the capacitor stack, resulting in a steep side wall angle prior to etching.
- FIGS. 1-3 show conventional hardmask etching steps for ferroelectric capacitors.
- FIG. 1 shows a wafer 1 following prior art processing steps.
- a top electrode (TE) 6 is covered with a TEOS hardmask 2 which was formed using mask resist strip patterning.
- the patterning of the top electrode 6 is performed using halogen or CO-based recipe to etch materials such as Iridium, Platinum, Iridium Oxide or various conductive oxide films.
- a portion of an underlying ferroelectric layer 8 (for example, PZT, SBT, or BLT) might also be etched during this step.
- a ferroelectric (FE) capacitor 5 is formed from portions including the top electrode 6 , ferroelectric layer 8 and a bottom electrode (BE) 3 as shown in the magnified view in th figure.
- a Ti or TIN glue-layer 7 serves to adhere the bottom electrode 3 to the substructure of the FE capacitor 5 .
- the substructure includes a top TEOS layer 15 covering a top nitride layer 9 .
- a barrier layer 17 including materials such as Ir (Iridium), IrO 2 (Iridium Oxide) or other materials for blocking oxygen diffusion from the ferroelectric layer 8 to a poly silicon contact plug 13 .
- the poly silicon contact plug 13 passes through the wafer 1 to form an electrical connection between an active region and the bottom electrode 3 .
- FIG. 2 shows the wafer 1 following this conventional patterning of the bottom electrode 3 .
- FIG. 3 ( a ) shows a capacitor cell 300 with the thick hardmask 4 having steeply angled sidewalls 19 which is required due to the low selectivity between the Ir of the barrier layer 17 and the TEOS of the hardmask 4 . It is desirable to have a thick Ir layer for blocking oxygen diffusion from the ferroelectric layer 8 to the poly silicon contact plug 13 , but this is not easily done because it requires a very thick hardmask 4 with the resulting steeply angled sidewalls 19 .
- FIG. 3 ( b ) shows the wafer of FIG. 3 ( a ) after sputtered controlled etching of the bottom electrode 3 and barrier 17 while using the hardmask 4 for patterning the bottom electrode 3 .
- Due to the steeply angled hardmask sidewalls 19 residues of the etching process or fences 21 remain clinging to the hardmask sidewalls 19 .
- These fences 21 are composed of compounds from the etched materials, such as Ir. They have low density and are unstable. During the anneals, they exhibit volume changes and they show poor adhesion to the side walls. These fences 21 are particularly detrimental to the following encapsulation processes.
- Ir barrier 17 without the resulting fences 21 , but Ir is a noble metal with extremely few volatile compounds for use with plasma etching.
- high temperature etching with a fluorine-based recipe can be employed, but formation of the Ir fences 21 can still not be completely suppressed during this etching.
- a considerable overetch is necessary. During this overetch, the underlying layers such as the glue-layer 7 are attacked. The overetch can also result in capacitor damage.
- CO-based chemistries for example, can be used to etch the Ir barrier 17 resulting in a steep taper angle of the sidewall of the barrier 17 and good hardmask selectivity to allow thicker barrier layers.
- barrier 17 when the barrier 17 is etched to have a steep taper angle, thin Ir fences 21 form on the sidewalls of the TEOS hardmask.
- steep capacitor cells are often desirable and thus the TEOS hardmask will have the steep sidewalls 19 .
- sputtering does not work well for removing the Ir fences 21 from steep TEOS hardmask sidewalls 19 .
- the TEOS hardmask In order to be able to effectively remove the Ir fences 21 by a physical sputtering mechanism from the sidewalls 19 of the TEOS hardmask, the TEOS hardmask would need a low tapered sidewall angled in the range of 60 degrees or less. It is often desirable to taper the sidewalls 19 of the TEOS hardmask at an angle steeper than 80 degrees and thus a physical sputtering mechanism will not work well for removing the Ir fences 21 .
- a ferroelectric capacitor has a COP structure.
- An Iridium barrier layer is between a contact plug and a bottom electrode of the capacitor.
- the barrier is etched to have a steep taper whil still producing a fence-free capacitor.
- etching is performed to pattern the bottom electrode and barrier layer using a fluorine-based recipe resulting in the formation of a first fence clinging to sidewalls of a steep TEOS hardmask cover, the bottom electrode and the barrier layer.
- the remaining barrier layer is again etched using a CO-based recipe.
- a second fence is formed clinging to and structurally supported by the first fence.
- the CO-based recipe etches away a substantial portion of the first fence to remove the structural support provided to the second fence.
- the second fence is therefore lifted-off from the sidewalls leaving the sidewalls substantially free of clinging fences.
- the process results in substantially fence-free sidewalls.
- the etched barrier layer has a sidewall transition.
- the barrier layer has a relatively low taper angle of the sidewalls above the sidewall transition.
- the barrier layer has a relatively steep taper angle below the sidewall transition.
- FIG. 1 shows a wafer 1 following prior art processing steps.
- FIG. 2 shows the wafer 1 following conventional patterning of the bottom electrode and barrier.
- FIG. 3 ( a ) shows a prior-art capacitor cell ready for etching of a bottom electrode and barrier.
- FIG. 3 ( b ) shows the capacitor cell of FIG. 3 ( a ) after sputtered controlled etching of the bottom electrode and barrier and further illustrates fences clinging to the sidewalls of the hardmask.
- FIG. 4 shows the capacitor cell of FIG. 3 ( a ) following a first etching step of the present invention in which the barrier is partially etched and a thick first fence is formed.
- FIG. 5 shows the capacitor cell of FIG. 4 during a second etching step during which the remainder of the barrier is etched and a second fence is formed as the first fence is etched.
- FIG. 6 shows the capacitor cell of FIG. 4 after the second etching step having substantially no fences and having a barrier etched with a steep taper angle.
- FIG. 7 shows the processing steps of the present invention.
- the present invention uses a two step etching process to etch the Ir barrier layer 17 of the capacitor cell 300 of FIG. 3A .
- FIG. 7 illustrates the steps of the method of the present invention.
- the method involves two general steps.
- a fluorine-based recipe CF4, SF6 301 plasma etching process is used to partially etch the Ir barrier layer 17 (see FIG. 3A ).
- a further plasma etching step is performed using a CO-based etching recipe 403 (see FIGS. 4 and 5 ).
- the CO-based etching recipe can be CO, Cl 2 , N 2 , O 2 or CO 1 NH 3 , for example.
- FIG. 4 shows the capacitor cell 300 following the etching step 701 .
- etching step 701 typically, about 30% to 90% of the total Ir barrier 17 thickness is removed.
- first fences 401 form.
- the Ir barrier layer 17 is tapered under the first fence 401 , because the fence acts like a gradually widening hard mask.
- the first fence 401 is rich in Ir, but has a relatively porous structure, and can therefore be removed by a process such as wet chemistry.
- FIG. 5 shows the capacitor cell 300 during plasma etching using the CO-based etching recipe 403 of the step 703 .
- the remaining Ir barrier layer 17 is etched to form an almost vertical taper angle 501 , thereby forming a sidewall transition 505 .
- the barrier layer 17 changes from a relatively low taper angle above the sidewall transition 505 to a steep, almost vertical, taper angle below the sidewall transition 505 .
- thin second fences 503 like the fences 21 of FIG. 3B , form on top of the already existing fences 401 .
- the second fences 503 have a much more compact structure than the fences 401 and cannot be easily removed by wet chemistry.
- the present invention takes advantage of the second fences 503 being supported by the first fences 401 to remove the second fence 503 while still allowing a steep taper angle of the barrier layer 17 .
- the CO-based etching recipe 403 etches the TEOS hardmask 4 at a low etch rate. Therefore it can be applied to the capacitor cell 300 for a relatively long amount of time.
- As the CO-based etching recipe 403 etches away the barrier layer 17 and forms the second fences 503 , it also etches away the relatively porous first fences 401 . Because the second fences 503 are supported by the underlying first fence 401 , as the first fence 401 is removed, the fences 503 are also cut off from the sidewalls by a lift-off process.
- the CO-based etching recipe 403 can not etch away the second fences 503 directly, it can etch away the first fences 401 formed by the fluorine-based recipe 301 of the step 701 to thereby remove the second fences 503 .
- FIG. 6 shows the capacitor cell 300 following the etching step 703 .
- the fences 401 , 503 are removed.
- the sidewall of the barrier layer includes an upper area with a lower taper angle 601 (from using the a fluorine-based recipe 301 ) and an upper area with a steeper taper angle 603 (from using the CO-based etching recipe 403 ). Therefore the barrier layer 17 is etched to have a steep average taper angle.
- the capacitor cell 300 can be over-etched into the top TEOS layer 15 using the method of the present invention.
- the advantages of the CO-based recipe 403 (steep taper angle, good uniformity and high selectivity) are therefore combined with the advantages of the fluorine-based recipe 301 (high etch rate). Time is saved by the present invention because the fast fluorine-based recipe 301 is combined with a relatively slow CO-based recipe.
- the barrier layer 17 or the hardmask 4 can be Al 2 O 3 , TiN or TiAIN used with barriers formed from Ir or IrO 2 ) so long as an etching process can be used to etch a first underlying fence while a second overlying fence is formed.
Abstract
Description
- The present invention relates to processes for etching barrier layers used in ferroelectric devices. More particularly, the present invention relates to a process for the fence-free etching of the bottom electrode barrier layer in a ferroelectric capacitor on plug structure.
- In prior-art wafers, poly silicon or tungsten plugs (contact plugs) are often used as vertical interconnects between metal lines in multilevel interconnect schemes. In ferroelectric capacitors such contact plugs form a capacitor on plug (COP) structure. The ferroelectric materials in FeRAM (Ferroelectric Random Access Memory) and high K materials in DRAM generally are crystallized at a high temperature (600C or above) in oxygen ambient. A thick barrier against oxygen diffusion is needed to prevent the diffusion of oxygen from a ferroelectric capacitor to the contact plug.
- An Ir (Iridium) based barrier is a good material to efficiently block this oxygen diffusion. A typical hardmask used during the etching of this Ir barrier is made from TEOS (Tetraethyl Orthosilicate). Due to the low etching selectivity between Ir and TEOS, the thickness of the barrier is limited by the maximum usable hardmask thickness and the TEOS hardmask needs to be very thick compared to the capacitor stack, resulting in a steep side wall angle prior to etching.
-
FIGS. 1-3 show conventional hardmask etching steps for ferroelectric capacitors. -
FIG. 1 shows awafer 1 following prior art processing steps. Following deposition of a ferroelectric stack, a top electrode (TE) 6 is covered with aTEOS hardmask 2 which was formed using mask resist strip patterning. The patterning of thetop electrode 6 is performed using halogen or CO-based recipe to etch materials such as Iridium, Platinum, Iridium Oxide or various conductive oxide films. A portion of an underlying ferroelectric layer 8 (for example, PZT, SBT, or BLT) might also be etched during this step. A ferroelectric (FE) capacitor 5 is formed from portions including thetop electrode 6,ferroelectric layer 8 and a bottom electrode (BE) 3 as shown in the magnified view in th figure. - A Ti or TIN glue-
layer 7 serves to adhere thebottom electrode 3 to the substructure of the FE capacitor 5. The substructure includes atop TEOS layer 15 covering atop nitride layer 9. Between the Ti glue-layer 7 and thebottom electrode 3 can be abarrier layer 17 including materials such as Ir (Iridium), IrO2 (Iridium Oxide) or other materials for blocking oxygen diffusion from theferroelectric layer 8 to a polysilicon contact plug 13. The polysilicon contact plug 13 passes through thewafer 1 to form an electrical connection between an active region and thebottom electrode 3. - Another TEOS
hardmask 4 is deposited in preparation for a second etching step which patterns thebottom electrode 3. During the second etching step, theferroelectric layer 8 may be further etched along with thebottom electrode 3. There is a slight over-etch through thetop TEOS layer 15 along with any intermediate materials such as the layers of Ir (Iridium) and IrO2 (Iridium Oxide),FIG. 2 shows thewafer 1 following this conventional patterning of thebottom electrode 3. -
FIG. 3 (a) shows acapacitor cell 300 with thethick hardmask 4 having steeplyangled sidewalls 19 which is required due to the low selectivity between the Ir of thebarrier layer 17 and the TEOS of thehardmask 4. It is desirable to have a thick Ir layer for blocking oxygen diffusion from theferroelectric layer 8 to the polysilicon contact plug 13, but this is not easily done because it requires a verythick hardmask 4 with the resulting steeplyangled sidewalls 19. -
FIG. 3 (b) shows the wafer ofFIG. 3 (a) after sputtered controlled etching of thebottom electrode 3 andbarrier 17 while using thehardmask 4 for patterning thebottom electrode 3. Due to the steeplyangled hardmask sidewalls 19, residues of the etching process orfences 21 remain clinging to thehardmask sidewalls 19. Thesefences 21 are composed of compounds from the etched materials, such as Ir. They have low density and are unstable. During the anneals, they exhibit volume changes and they show poor adhesion to the side walls. Thesefences 21 are particularly detrimental to the following encapsulation processes. - It would be desirable to etch the
Ir barrier 17 without the resultingfences 21, but Ir is a noble metal with extremely few volatile compounds for use with plasma etching. To improve the volatility, high temperature etching with a fluorine-based recipe can be employed, but formation of theIr fences 21 can still not be completely suppressed during this etching. To remove theseIr fences 21 with the high-temperature fluorine etching, a considerable overetch is necessary. During this overetch, the underlying layers such as the glue-layer 7 are attacked. The overetch can also result in capacitor damage. - CO-based chemistries, for example, can be used to etch the
Ir barrier 17 resulting in a steep taper angle of the sidewall of thebarrier 17 and good hardmask selectivity to allow thicker barrier layers. However, when thebarrier 17 is etched to have a steep taper angle,thin Ir fences 21 form on the sidewalls of the TEOS hardmask. Moreover, steep capacitor cells are often desirable and thus the TEOS hardmask will have thesteep sidewalls 19. Unfortunately, sputtering does not work well for removing theIr fences 21 from steep TEOShardmask sidewalls 19. In order to be able to effectively remove theIr fences 21 by a physical sputtering mechanism from thesidewalls 19 of the TEOS hardmask, the TEOS hardmask would need a low tapered sidewall angled in the range of 60 degrees or less. It is often desirable to taper thesidewalls 19 of the TEOS hardmask at an angle steeper than 80 degrees and thus a physical sputtering mechanism will not work well for removing theIr fences 21. - It would be desirable to have a fence-free process for etching a barrier layer of a ferroelectric device. In particular, it would be desirable to etch a steeply tapered barrier layer covered by a steeply angled hardmask without ending up with fences clinging to the sidewalls of the hardmask and barrier layer.
- A ferroelectric capacitor has a COP structure. An Iridium barrier layer is between a contact plug and a bottom electrode of the capacitor. The barrier is etched to have a steep taper whil still producing a fence-free capacitor. In order to remove the fences, etching is performed to pattern the bottom electrode and barrier layer using a fluorine-based recipe resulting in the formation of a first fence clinging to sidewalls of a steep TEOS hardmask cover, the bottom electrode and the barrier layer. Next the remaining barrier layer is again etched using a CO-based recipe. A second fence is formed clinging to and structurally supported by the first fence. At the same time, the CO-based recipe etches away a substantial portion of the first fence to remove the structural support provided to the second fence. The second fence is therefore lifted-off from the sidewalls leaving the sidewalls substantially free of clinging fences. The process results in substantially fence-free sidewalls. The etched barrier layer has a sidewall transition. As a result of the etch using the fluorine-based recipe, the barrier layer has a relatively low taper angle of the sidewalls above the sidewall transition. As a result of the etch using the
CO-based 15 recipe, the barrier layer has a relatively steep taper angle below the sidewall transition. - Further preferred features of the invention will now be described for the sake of example only with reference to the following figures, in which:
-
FIG. 1 shows awafer 1 following prior art processing steps. -
FIG. 2 shows thewafer 1 following conventional patterning of the bottom electrode and barrier. -
FIG. 3 (a) shows a prior-art capacitor cell ready for etching of a bottom electrode and barrier. -
FIG. 3 (b) shows the capacitor cell ofFIG. 3 (a) after sputtered controlled etching of the bottom electrode and barrier and further illustrates fences clinging to the sidewalls of the hardmask. -
FIG. 4 shows the capacitor cell ofFIG. 3 (a) following a first etching step of the present invention in which the barrier is partially etched and a thick first fence is formed. -
FIG. 5 shows the capacitor cell ofFIG. 4 during a second etching step during which the remainder of the barrier is etched and a second fence is formed as the first fence is etched. -
FIG. 6 shows the capacitor cell ofFIG. 4 after the second etching step having substantially no fences and having a barrier etched with a steep taper angle. -
FIG. 7 shows the processing steps of the present invention. - The present invention uses a two step etching process to etch the
Ir barrier layer 17 of thecapacitor cell 300 ofFIG. 3A .FIG. 7 illustrates the steps of the method of the present invention. The method involves two general steps. At a step 701 a fluorine-based recipe (CF4, SF6) 301 plasma etching process is used to partially etch the Ir barrier layer 17 (seeFIG. 3A ). At a step 703 a further plasma etching step is performed using a CO-based etching recipe 403 (seeFIGS. 4 and 5 ). The CO-based etching recipe can be CO, Cl2, N2, O2 or CO1NH3, for example. -
FIG. 4 shows thecapacitor cell 300 following theetching step 701. Typically, about 30% to 90% of thetotal Ir barrier 17 thickness is removed. During this step thickfirst fences 401 form. TheIr barrier layer 17 is tapered under thefirst fence 401, because the fence acts like a gradually widening hard mask. Thefirst fence 401 is rich in Ir, but has a relatively porous structure, and can therefore be removed by a process such as wet chemistry. -
FIG. 5 shows thecapacitor cell 300 during plasma etching using theCO-based etching recipe 403 of thestep 703. The remainingIr barrier layer 17 is etched to form an almostvertical taper angle 501, thereby forming asidewall transition 505. Thebarrier layer 17 changes from a relatively low taper angle above thesidewall transition 505 to a steep, almost vertical, taper angle below thesidewall transition 505. During the etching ofstep 703, because thebarrier layer 17 is etched to have a steep taper angle, thinsecond fences 503, like thefences 21 ofFIG. 3B , form on top of the already existingfences 401. Thesecond fences 503 have a much more compact structure than thefences 401 and cannot be easily removed by wet chemistry. - However, the present invention takes advantage of the
second fences 503 being supported by thefirst fences 401 to remove thesecond fence 503 while still allowing a steep taper angle of thebarrier layer 17. TheCO-based etching recipe 403 etches theTEOS hardmask 4 at a low etch rate. Therefore it can be applied to thecapacitor cell 300 for a relatively long amount of time. As theCO-based etching recipe 403 etches away thebarrier layer 17 and forms thesecond fences 503, it also etches away the relatively porousfirst fences 401. Because thesecond fences 503 are supported by the underlyingfirst fence 401, as thefirst fence 401 is removed, thefences 503 are also cut off from the sidewalls by a lift-off process. Thus, even though theCO-based etching recipe 403 can not etch away thesecond fences 503 directly, it can etch away thefirst fences 401 formed by the fluorine-basedrecipe 301 of thestep 701 to thereby remove thesecond fences 503. -
FIG. 6 shows thecapacitor cell 300 following theetching step 703. Thefences barrier layer 17 is etched to have a steep average taper angle. Thecapacitor cell 300 can be over-etched into thetop TEOS layer 15 using the method of the present invention. The advantages of the CO-based recipe 403 (steep taper angle, good uniformity and high selectivity) are therefore combined with the advantages of the fluorine-based recipe 301 (high etch rate). Time is saved by the present invention because the fast fluorine-basedrecipe 301 is combined with a relatively slow CO-based recipe. - Other materials can be used for either the
barrier layer 17 or the hardmask 4 (for example, the hardmask can be Al2O3, TiN or TiAIN used with barriers formed from Ir or IrO2) so long as an etching process can be used to etch a first underlying fence while a second overlying fence is formed. - Still other materials and method steps can be added or substitut d for those above. Thus, although the invention has been described above using particular embodiments, many variations are possible within the scope of the claims, as will be clear to a skilled reader.
Claims (14)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/654,376 US7015049B2 (en) | 2003-09-03 | 2003-09-03 | Fence-free etching of iridium barrier having a steep taper angle |
DE112004001585T DE112004001585T5 (en) | 2003-09-03 | 2004-08-31 | Fence-free etching of an iridium barrier with a steep slope angle |
PCT/SG2004/000265 WO2005022612A1 (en) | 2003-09-03 | 2004-08-31 | Fence-free etching of iridium barrier having a steep taper angle |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/654,376 US7015049B2 (en) | 2003-09-03 | 2003-09-03 | Fence-free etching of iridium barrier having a steep taper angle |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050045937A1 true US20050045937A1 (en) | 2005-03-03 |
US7015049B2 US7015049B2 (en) | 2006-03-21 |
Family
ID=34218077
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/654,376 Expired - Fee Related US7015049B2 (en) | 2003-09-03 | 2003-09-03 | Fence-free etching of iridium barrier having a steep taper angle |
Country Status (3)
Country | Link |
---|---|
US (1) | US7015049B2 (en) |
DE (1) | DE112004001585T5 (en) |
WO (1) | WO2005022612A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080073750A1 (en) * | 2006-09-21 | 2008-03-27 | Hiroyuki Kanaya | Semiconductor Storage Apparatus and Method for Manufacturing the Same |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7863124B2 (en) * | 2007-05-10 | 2011-01-04 | International Business Machines Corporation | Residue free patterned layer formation method applicable to CMOS structures |
US9013002B1 (en) | 2011-12-02 | 2015-04-21 | The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration | Iridium interfacial stack (IRIS) |
US8796044B2 (en) | 2012-09-27 | 2014-08-05 | International Business Machines Corporation | Ferroelectric random access memory with optimized hardmask |
CN110392913B (en) | 2017-05-16 | 2023-09-29 | 谷歌有限责任公司 | Processing calls on a common voice-enabled device |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6143191A (en) * | 1997-11-10 | 2000-11-07 | Advanced Technology Materials, Inc. | Method for etch fabrication of iridium-based electrode structures |
US20010034106A1 (en) * | 1999-12-22 | 2001-10-25 | Theodore Moise | Hardmask designs for dry etching FeRAM capacitor stacks |
US20020011463A1 (en) * | 1997-11-10 | 2002-01-31 | Advanced Technology Materials, Inc. | Isotropic dry cleaning process for noble metal integrated circuit structures |
US20020037637A1 (en) * | 2000-08-10 | 2002-03-28 | Guoqiang Xing | Using a carbon film as an etch hardmask for hard-to-etch materials |
US20020037837A1 (en) * | 1997-07-15 | 2002-03-28 | Shigeyuki Takada | Process for producing sustained-release preparation |
US6368518B1 (en) * | 1999-08-25 | 2002-04-09 | Micron Technology, Inc. | Methods for removing rhodium- and iridium-containing films |
US20020105018A1 (en) * | 2001-02-06 | 2002-08-08 | Toshiyuki Tohda | Semiconductor device and process for manufacturing the same |
US20030059720A1 (en) * | 1998-01-13 | 2003-03-27 | Hwang Jeng H. | Masking methods and etching sequences for patterning electrodes of high density RAM capacitors |
US20030068846A1 (en) * | 1998-09-09 | 2003-04-10 | Moise Theodore S. | Integrated circuit and method |
US6611014B1 (en) * | 1999-05-14 | 2003-08-26 | Kabushiki Kaisha Toshiba | Semiconductor device having ferroelectric capacitor and hydrogen barrier film and manufacturing method thereof |
US6746877B1 (en) * | 2003-01-07 | 2004-06-08 | Infineon Ag | Encapsulation of ferroelectric capacitors |
US6762064B1 (en) * | 2003-04-17 | 2004-07-13 | Infineon Technologies Ag | Process for fabrication of a ferrocapacitor |
US20040150923A1 (en) * | 2003-01-31 | 2004-08-05 | Ulrich Egger | Hardmask with high selectivity for Ir barriers for ferroelectic capacitor manufacturing |
US20040164050A1 (en) * | 2003-02-26 | 2004-08-26 | Ulrich Egger | Method of etching ferroelectric devices |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09251983A (en) | 1996-03-15 | 1997-09-22 | Rohm Co Ltd | Dry etching method |
DE19931124C1 (en) | 1999-07-06 | 2001-02-15 | Infineon Technologies Ag | Memory cell arrangement with a ferroelectric transistor |
-
2003
- 2003-09-03 US US10/654,376 patent/US7015049B2/en not_active Expired - Fee Related
-
2004
- 2004-08-31 DE DE112004001585T patent/DE112004001585T5/en not_active Withdrawn
- 2004-08-31 WO PCT/SG2004/000265 patent/WO2005022612A1/en active Application Filing
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020037837A1 (en) * | 1997-07-15 | 2002-03-28 | Shigeyuki Takada | Process for producing sustained-release preparation |
US20020011463A1 (en) * | 1997-11-10 | 2002-01-31 | Advanced Technology Materials, Inc. | Isotropic dry cleaning process for noble metal integrated circuit structures |
US6143191A (en) * | 1997-11-10 | 2000-11-07 | Advanced Technology Materials, Inc. | Method for etch fabrication of iridium-based electrode structures |
US20030059720A1 (en) * | 1998-01-13 | 2003-03-27 | Hwang Jeng H. | Masking methods and etching sequences for patterning electrodes of high density RAM capacitors |
US20030068846A1 (en) * | 1998-09-09 | 2003-04-10 | Moise Theodore S. | Integrated circuit and method |
US6611014B1 (en) * | 1999-05-14 | 2003-08-26 | Kabushiki Kaisha Toshiba | Semiconductor device having ferroelectric capacitor and hydrogen barrier film and manufacturing method thereof |
US6368518B1 (en) * | 1999-08-25 | 2002-04-09 | Micron Technology, Inc. | Methods for removing rhodium- and iridium-containing films |
US20010034106A1 (en) * | 1999-12-22 | 2001-10-25 | Theodore Moise | Hardmask designs for dry etching FeRAM capacitor stacks |
US20020037637A1 (en) * | 2000-08-10 | 2002-03-28 | Guoqiang Xing | Using a carbon film as an etch hardmask for hard-to-etch materials |
US20020105018A1 (en) * | 2001-02-06 | 2002-08-08 | Toshiyuki Tohda | Semiconductor device and process for manufacturing the same |
US6746877B1 (en) * | 2003-01-07 | 2004-06-08 | Infineon Ag | Encapsulation of ferroelectric capacitors |
US20040150923A1 (en) * | 2003-01-31 | 2004-08-05 | Ulrich Egger | Hardmask with high selectivity for Ir barriers for ferroelectic capacitor manufacturing |
US20040164050A1 (en) * | 2003-02-26 | 2004-08-26 | Ulrich Egger | Method of etching ferroelectric devices |
US6762064B1 (en) * | 2003-04-17 | 2004-07-13 | Infineon Technologies Ag | Process for fabrication of a ferrocapacitor |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080073750A1 (en) * | 2006-09-21 | 2008-03-27 | Hiroyuki Kanaya | Semiconductor Storage Apparatus and Method for Manufacturing the Same |
Also Published As
Publication number | Publication date |
---|---|
DE112004001585T5 (en) | 2006-06-29 |
WO2005022612A1 (en) | 2005-03-10 |
US7015049B2 (en) | 2006-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6261967B1 (en) | Easy to remove hard mask layer for semiconductor device fabrication | |
US6177351B1 (en) | Method and structure for etching a thin film perovskite layer | |
US6153490A (en) | Method for forming integrated circuit capacitor and memory | |
US6492222B1 (en) | Method of dry etching PZT capacitor stack to form high-density ferroelectric memory devices | |
US6090697A (en) | Etchstop for integrated circuits | |
US6171970B1 (en) | Method for forming high-density integrated circuit capacitors | |
US6440815B1 (en) | Dielectric capacitor and its manufacturing method | |
US20060073614A1 (en) | Ferroelectric capacitor structure and manufacturing method thereof | |
US6600183B1 (en) | Integrated circuit capacitor and memory | |
JP2001230382A (en) | Contact etching containing no hydrogen for forming ferroelectric capacitor | |
KR19990007436A (en) | Integrated Circuit Capacitors & Memory | |
US20010041416A1 (en) | Method of fabricating semiconductor device | |
US6054391A (en) | Method for etching a platinum layer in a semiconductor device | |
US6169009B1 (en) | Methods of etching platinum group metal film and forming lower electrode of capacitor | |
US6573167B2 (en) | Using a carbon film as an etch hardmask for hard-to-etch materials | |
JPH11243184A (en) | Capacitor of high permittivity and manufacture thereof | |
JP3166746B2 (en) | Capacitor and method of manufacturing the same | |
US7045837B2 (en) | Hardmask with high selectivity for Ir barriers for ferroelectric capacitor manufacturing | |
US7015049B2 (en) | Fence-free etching of iridium barrier having a steep taper angle | |
KR100446580B1 (en) | Electrode arrangement | |
US6764896B2 (en) | Semiconductor manufacturing method including patterning a capacitor lower electrode by chemical etching | |
KR100190055B1 (en) | White electrode manufacturing method of semiconductor device | |
KR100213263B1 (en) | Fabrication method of high dielectric capacitor | |
JP2000196032A (en) | Manufacture of capacitor and the capacitor | |
US6558999B2 (en) | Method for forming a storage electrode on a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:EGGER, ULRICH;ZHUANG, HAOREN;STOJAKOVIC, GEORGE;AND OTHERS;REEL/FRAME:014837/0226;SIGNING DATES FROM 20030812 TO 20030825 Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:EGGER, ULRICH;ZHUANG, HAOREN;STOJAKOVIC, GEORGE;AND OTHERS;REEL/FRAME:014837/0226;SIGNING DATES FROM 20030812 TO 20030825 |
|
CC | Certificate of correction | ||
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023796/0001 Effective date: 20060425 |
|
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100321 |