US20050029227A1 - Apparatus and method of detecting endpoint of a dielectric etch - Google Patents

Apparatus and method of detecting endpoint of a dielectric etch Download PDF

Info

Publication number
US20050029227A1
US20050029227A1 US10/931,546 US93154604A US2005029227A1 US 20050029227 A1 US20050029227 A1 US 20050029227A1 US 93154604 A US93154604 A US 93154604A US 2005029227 A1 US2005029227 A1 US 2005029227A1
Authority
US
United States
Prior art keywords
substrate
current
etching
dielectric
measuring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/931,546
Inventor
James Chapman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US10/931,546 priority Critical patent/US20050029227A1/en
Publication of US20050029227A1 publication Critical patent/US20050029227A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32917Plasma diagnostics
    • H01J37/32935Monitoring and controlling tubes by information coming from the object and/or discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32917Plasma diagnostics
    • H01J37/32935Monitoring and controlling tubes by information coming from the object and/or discharge
    • H01J37/32963End-point detection

Definitions

  • This invention relates to the field of semiconductor manufacturing, and more particularly, to the field of etching dielectrics.
  • Types of dielectrics used in semiconductor manufacturing include oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • these dielectrics are often etched. For example, insulating oxides are etched, protective oxides are etched, and sacrificial oxide masks are etched. Dielectrics sometimes function as insulators to isolate one level of conductors and devices from another. However, the conductors and devices on different levels must be interconnected in order to have a working integrated circuit. This is accomplished by etching holes in the dielectric layers in order to connect one layer to another. In the art of integrated circuit manufacturing, these etched holes are referred to as contacts or vias. In this document, all holes etched in a dielectric are referred to simply as contacts.
  • a long standing problem in the art of manufacturing integrated circuits is that of completing a process step and not knowing whether the process step completed successfully. If the step did not complete successfully, and the processing of the integrated circuit continues, then it is likely that at the end of the manufacturing process the circuit will not work as designed. Thus, continued processing after a failed process step results in wasting the costs of processing after the failed step.
  • etching of dielectrics In the etching of dielectrics, a problem that can cause a processing step to fail is the failure of the process to completely etch the dielectric at a contact location. This failure prevents devices from being connected.
  • One approach to solving this problem is to design the etching process to over etch, i.e., to run the process longer than necessary for etching some contacts in order to completely etch all contacts on the substrate.
  • One difficulty with this approach is that over etching results in some contacts being etched to dimensions larger than necessary, and this interferes with the important goal of integrated circuit manufacturing of increasing the density of the devices on a substrate.
  • the present invention provides a system and method for overcoming the problems as described above and others that will be readily apparent to one skilled in the art from the description of the present invention below.
  • a system in accordance with one embodiment of the present invention for use in identifying the successful completion of a dielectric etching process on a semiconductor substrate includes a voltage probe for measuring the surface voltage of the dielectric, a selectable reference voltage, and a comparator.
  • the selectable reference voltage is set to a value related to the surface voltage of the dielectric when the contacts are cleared of the dielectric.
  • the comparator is coupled to the selectable reference voltage and the voltage probe. The comparator compares the measured voltage to the selectable reference voltage and produces an endpoint detection signal.
  • the voltage probe is a non-contact probe.
  • the selectable reference voltage is set to a value approximately equal to the surface voltage of the dielectric when the contacts are cleared of the dielectric.
  • the comparator is an analog comparator, and in yet another embodiment, the comparator is a digital comparator.
  • a method in accordance with one embodiment of the present invention for identifying the completion of a dielectric etching process on a semiconductor substrate includes the steps of setting a selectable reference voltage to a value related to the surface voltage of the dielectric when a contact is cleared of the dielectric, measuring the surface voltage of the dielectric, comparing the measured voltage to the selectable reference voltage, and identifying the successful completion of the dielectric etching process by noting when the measured voltage is less than the selectable reference voltage.
  • the selectable reference voltage is set to a value of approximately equal to the surface voltage of the dielectric when the contacts are cleared of the dielectric.
  • measuring the surface voltage of the dielectric consists of averaging multiple measurements of the surface voltage of the dielectric.
  • a method for etching a dielectric on a semiconductor substrate in a plasma etch system includes placing a substrate with a dielectric to etch within a plasma etch chamber, setting a selectable reference voltage to a value related to the surface voltage of the dielectric when the contact is cleared of the dielectric, etching the dielectric in the plasma etch chamber, measuring the surface voltage of the dielectric, generating an endpoint detection signal when the measured voltage is less than the selectable reference voltage, detecting the endpoint detection signal, and stopping the etching when the endpoint detection signal is detected.
  • the selectable reference voltage is set to a value approximately equal to the surface dielectric voltage when the contact is cleared of the dielectric.
  • a method for etching a dielectric on a semiconductor substrate in a plasma etch system includes placing a substrate with a dielectric to etch within a plasma etch chamber, setting a selectable reference current to a value related to the substrate current when the contact is cleared of the dielectric, etching the dielectric in the plasma etch chamber, measuring the substrate current, generating an endpoint detection signal when the measured current is greater than the selectable reference current, detecting the endpoint detection signal, and stopping the etching process when the endpoint detection signal is detected.
  • FIG. 1 is a block diagram of a system in accordance with the present invention in which the contact dielectric etching is incomplete.
  • FIG. 2 is a block diagram of a system in accordance with the present invention in which the contact dielectric etching is complete.
  • FIG. 3A is a graph showing the relationship between the dielectric surface voltage and the selectable reference voltage for an area of a semiconductor substrate that has not been completely etched and an area of the semiconductor substrate that has been completely etched.
  • FIG. 3B is a graph showing the endpoint detection signal in an unetched area and an etched area.
  • FIG. 4 is a general flow diagram of the endpoint detection process of the present invention.
  • FIG. 5 is a general flow diagram of a second embodiment of the endpoint detection process of the present invention.
  • FIG. 6 is a general flow diagram of a method for real time detection of the endpoint of a dielectric etching process in a plasma environment of the present invention.
  • FIG. 7 is an illustration of a measurement system for measuring the surface voltage of a semiconductor substrate in a plasma etch chamber using a voltage probe.
  • FIG. 8A is an illustration of a system for sensing a substrate current in a substrate having partially etched contacts.
  • FIG. 8B is an illustration of a system for sensing a substrate current in a substrate having etched contacts.
  • FIG. 8C is a graph of a substrate current versus time for a plasma etch process of a substrate.
  • Embodiments of systems and methods in accordance with the present invention shall be described with reference to FIGS. 1-8 .
  • the embodiments of the systems and methods of the present invention for identifying the completion of a dielectric etching process on a semiconductor substrate are useful whenever contacts are etched in a dielectric, and determining whether the contacts are cleared of the dielectric is desired.
  • Embodiments of the present invention can also be used in connection with processes that make use of protective oxides, sacrificial oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • protective oxides sacrificial oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • BPSG borophospho
  • system 100 comprises voltage probe 110 , selectable reference voltage 120 , and comparator 130 .
  • Voltage probe 110 measures surface voltage 140 of dielectric 150 on semiconductor substrate 155 after a dielectric etching process.
  • any device that can sense surface voltage 140 of dielectric 150 is suitable for use in the present invention.
  • a non-contact Kelvin Probe is used to sense surface voltage 140 .
  • a Kelvin Probe is a non-contact, non-destructive vibrating capacitor device used to measure the work function difference, or for non-metals, the surface potential, between a conducting specimen and a vibrating tip. Kelvin Probes are known to practitioners in the art of integrated circuit manufacturing.
  • a reference voltage, such as selectable reference voltage 120 is set to a value that corresponds to surface voltage 140 of dielectric 150 when contact site 160 is cleared of the dielectric during an etching process.
  • the precise value for a given manufacturing step can be determined by measuring surface voltage 140 of dielectric 150 at the completion of a dielectric etching process and then verifying that contact site 160 is cleared of the dielectric using a scanning electron microscope.
  • the precise value of the selectable reference voltage can depend on the physical parameters of the etching process, such as the initial depth of dielectric 150 , the number of contact sites 160 in dielectric 150 , and the aggressiveness of the etching process. In a typical process, with a dielectric thickness of one thousand angstroms, selectable reference voltage 120 can have a value of between one-half volt and two volts.
  • Comparator 130 in one embodiment, is coupled to voltage probe 110 and selectable voltage reference 120 for the purpose of generating endpoint detection signal 170 shown as a time-voltage magnitude graph. Comparator 130 , in one embodiment, is an analog device with an analog output, and compares the voltage measured by voltage probe 110 with selectable reference voltage 120 . Endpoint detection signal 170 indicates whether the voltage measured by voltage probe 110 is greater than or less than selectable reference voltage 120 . In an alternate embodiment, comparator 130 is an analog integrated circuit comparator. In another embodiment, comparator 130 is a digital comparator. In still another embodiment, comparator 130 is a person who compares the surface voltage indicated by voltage probe 110 to selectable voltage reference 120 .
  • the digital comparator can be implemented in a microprocessor, as a combination of hardware and software, or strictly in hardware.
  • An analog comparator is preferable when voltage probe 110 and selectable reference voltage 120 generate analog voltage output signals, a digital comparator is preferable when selectable reference voltage 120 and voltage probe 110 generate digital output signals, and a human comparator is preferable when voltage probe 110 provides a visual displays of the voltages or a visual display of the relationship between the voltages.
  • FIG. 2 shows the system of FIG. 1 with like components labeled with like reference numerals.
  • a difference between FIG. 1 and FIG. 2 is that in FIG. 1 contact site 160 is not cleared of the dielectric, while in FIG. 2 contact site 260 is cleared of the dielectric.
  • surface voltage 240 of FIG. 2 has a value different from the value of surface voltage 140 of FIG. 1 .
  • FIG. 2 shows endpoint detection signal 270 as a time-voltage magnitude graph assuming a positive voltage level, which indicates that contact 260 is cleared of the dielectric.
  • FIG. 1 shows endpoint detection signal 170 assuming a low voltage level, indicating that contact 160 is not cleared of the dielectric.
  • FIG. 3A shows in graphical form the relationship between surface voltage 140 of FIG. 1 and selectable reference voltage 120 in an area of a semiconductor substrate that has not been completely etched, unetched area 180 , and the relationship between surface voltage 240 of FIG. 2 and selectable reference voltage 120 in an area of a semiconductor substrate that has been completely etched, etched area 190 .
  • the etching process has not cleared dielectric 150 from contact site 160 .
  • surface voltage 140 is greater than selectable reference voltage 120
  • endpoint detection signal 170 is at a low level.
  • etched area 190 which is related to FIG.
  • the etching process has cleared dielectric 250 from contact site 260 .
  • surface voltage 240 is less than selectable reference voltage 120
  • endpoint detection signal 270 is at a high level.
  • Endpoint detection signal 170 may be implemented in positive logic as in FIG. 3B or in negative logic, in which case the polarity of endpoint detection signal 170 is complemented.
  • surface voltage 140 and surface voltage 240 stabilize after the etching process completes. In some manufacturing process environments, stabilization occurs a few minutes after completion of the etching process, while in other environments stabilization may not occur for an hour or more after completion of the etching process. The actual stabilization time is determined empirically for each process etch step in the manufacturing of a particular product and may depend on environmental factors.
  • system 100 measures surface voltage 140 as shown in FIG. 1 or surface voltage 240 as shown in FIG. 2 . After the measurement is taken, system 100 compares the measured value to selectable reference voltage 120 . Selectable reference voltage 120 , of FIG.
  • Method 400 for identifying the completion of a dielectric etching process includes setting 410 , measuring 420 , comparing 430 , and identifying 440 operations.
  • setting 410 operation a selectable reference voltage is set to a surface voltage value, which indicates that the dielectric at the contacts is cleared.
  • measuring 420 operation a voltage probe measures the surface voltage of the dielectric after the dielectric etching process in order to obtain the value of the surface voltage prior to the comparing 430 operation.
  • the measuring 420 operation is preferably performed after the surface voltage has stabilized following the etching process.
  • the surface voltage after the etching process, is an indicator of whether the etching process completely etched the dielectric at the contact site.
  • the measured surface voltage is compared to the selectable reference voltage.
  • the identifying 440 operation when the measured voltage is less than the selectable reference voltage, an indicator of whether the dielectric etching process completed successfully is generated.
  • An advantage of this embodiment is that it can be tailored to dielectric etching steps at any point in the manufacturing process. This is accomplished by determining the reference voltage for a given process through measuring the surface voltage after the completion of the process and stabilization of the surface voltage, and by verifying that the contact site is cleared. One method of verifying that the contact site is cleared is to observe the contact site using a scanning electron microscope.
  • FIG. 5 An alternate embodiment of the present invention is shown in FIG. 5 .
  • the method includes setting 510 , measuring 520 , averaging 545 comparing 530 , and identifying completion 540 operations.
  • the embodiment shown in FIG. 5 adds the averaging 545 operation for averaging multiple surface voltage measurements.
  • the number of measurements to average may be determined empirically using methods known in the art.
  • a further improvement in the surface voltage dielectric measurement process is achieved when the measurements are made at multiple locations on the dielectric.
  • local process variations in the semiconductor manufacturing process are common and can be accounted for by making multiple measurements at different locations on the surface of the substrate.
  • FIG. 6 shows a general flow diagram of method 600 , a real time embodiment of the present invention.
  • An advantage of the embodiment of method 600 is that time is not wasted making measurements after completion of the dielectric etching process.
  • Method 600 comprises placing 610 , setting 620 , etching 630 , measuring 640 , generating 650 , detecting 660 , and stopping 670 operations.
  • the placing 610 operation requires placing a substrate having a dielectric to etch within a plasma etch chamber.
  • the setting 620 operation requires setting a selectable reference voltage as described in the previous embodiments of the invention. In one embodiment of the present invention, the selectable reference voltage is set to a value approximately equal to the surface voltage of the dielectric when a contact site is cleared of the dielectric.
  • the etching 630 operation requires etching the dielectric in the plasma etch chamber.
  • the measuring 640 operation requires measuring the surface voltage of the dielectric. Any method known to those skilled in the art for measuring a surface voltage in real time is suitable for use in connection with the present invention.
  • the generating 650 operation requires generating an endpoint detection signal when the measured surface voltage is less than the selectable reference voltage.
  • the endpoint detection signal is generated by a comparator as described in the previously described embodiments of the invention.
  • the detecting 660 operation requires detecting the endpoint detection signal. In a positive logic system, the endpoint detection signal is detected by identifying the time when the endpoint detection signal goes positive.
  • the stopping 670 operation requires stopping the etching process when the endpoint detection signal is detected. Purging the plasma chamber or removing the substrate from the plasma etch chamber stops the etching process.
  • FIG. 7 shows a measurement system 700 for measuring the surface voltage or a substrate current of substrate 715 in plasma etch chamber 705 using probe 710 .
  • probe 710 is a voltage probe
  • probe 710 is a circuit capable of sensing current or the rate of change of a current signal
  • probe 710 is an ammeter or a calibrated ammeter
  • probe 710 is a computer system capable of measuring current or the rate of change of a current signal.
  • Measurement system 700 has the advantage that semiconductor substrate 715 is not removed from plasma etch chamber 705 before making a surface voltage measurement, and therefore reduces the overall manufacturing time for the substrate.
  • plasma ions 803 are capable of inducing a current 806 in substrate 809 .
  • Substrate 809 is not limited to a particular material.
  • substrate 809 is a semiconductor, such as silicon.
  • substrate 809 is gallium arsenide.
  • current 806 is likely to be relatively small, in the range of picoamperes.
  • Current 806 is sensed by current sense device 821 , which can assume a variety of embodiments.
  • current sense device 821 can be a circuit, an ammeter, a calibrated ammeter, or a computer system capable of sensing current.
  • Material 818 is generally a dielectric.
  • Types of dielectrics suitable for use in connection with the present invention include oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • current sense device 839 is a circuit. In another embodiment, current sense device 839 is an ammeter. In yet another embodiment, current sense device 839 is a computer system capable of sensing current.
  • a substrate current versus time graph 841 shows the increase in current along line 844 as time changes from the beginning of an etch process at time zero 847 until etch finish time 850 .
  • the rate of change of the current approaches zero. In one embodiment of the present invention, this rate of change is detected to identify etch finish time 850 .
  • etch finish time 850 is detected by empirically determining the current value at which the etch process is complete.
  • Substrate current at etch process time zero 847 is on the order of picoamperes and at etch finish time 850 substrate current is on the order of microamperes or milliamperes.
  • the substrate current value at etch finish time 850 is determined by etching a substrate, measuring the substrate current, and verifying that the contacts are cleared using a scanning electron microscope.
  • the embodiments exploit the process insight that as a contact site is cleared of dielectric, the surface voltage of the dielectric decreases, and that in real time as a contact site is cleared of dielectric, the substrate current increases.

Abstract

A system detects the clearing of a dielectric at a plurality of contact sites by measuring the surface voltage of the dielectric and comparing the surface voltage to a reference voltage set to a value that relates to the cleared contact sites. Another system detects the clearing of a dielectric at a plurality of contact sites on a substrate by measuring the rate of change of a substrate current during an etch process and ending the etch process when the rate of change is approximately zero. Another system detects the clearing of a dielectric at a contact site by measuring a substrate current during an etch process and ends the etch process when the measured substrate current exceeds a predetermined value.

Description

  • This application is a Divisional of U.S. application Ser. No. 10/328,617 filed Dec. 23, 2002 which is a Divisional of U.S. application Ser. No. 09/261,601, filed Feb. 26, 1999, now issued as U.S. Pat. No. 6,517,669. These applications are incorporated herein by reference.
  • TECHNICAL FIELD OF THE INVENTION
  • This invention relates to the field of semiconductor manufacturing, and more particularly, to the field of etching dielectrics.
  • BACKGROUND OF THE INVENTION
  • Types of dielectrics used in semiconductor manufacturing include oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS). During an integrated circuit manufacturing process, these dielectrics are often etched. For example, insulating oxides are etched, protective oxides are etched, and sacrificial oxide masks are etched. Dielectrics sometimes function as insulators to isolate one level of conductors and devices from another. However, the conductors and devices on different levels must be interconnected in order to have a working integrated circuit. This is accomplished by etching holes in the dielectric layers in order to connect one layer to another. In the art of integrated circuit manufacturing, these etched holes are referred to as contacts or vias. In this document, all holes etched in a dielectric are referred to simply as contacts.
  • A long standing problem in the art of manufacturing integrated circuits is that of completing a process step and not knowing whether the process step completed successfully. If the step did not complete successfully, and the processing of the integrated circuit continues, then it is likely that at the end of the manufacturing process the circuit will not work as designed. Thus, continued processing after a failed process step results in wasting the costs of processing after the failed step.
  • In the etching of dielectrics, a problem that can cause a processing step to fail is the failure of the process to completely etch the dielectric at a contact location. This failure prevents devices from being connected. One approach to solving this problem is to design the etching process to over etch, i.e., to run the process longer than necessary for etching some contacts in order to completely etch all contacts on the substrate. One difficulty with this approach is that over etching results in some contacts being etched to dimensions larger than necessary, and this interferes with the important goal of integrated circuit manufacturing of increasing the density of the devices on a substrate.
  • For these and other reasons, there is a need for the present invention.
  • SUMMARY OF THE INVENTION
  • The present invention provides a system and method for overcoming the problems as described above and others that will be readily apparent to one skilled in the art from the description of the present invention below.
  • A system in accordance with one embodiment of the present invention for use in identifying the successful completion of a dielectric etching process on a semiconductor substrate includes a voltage probe for measuring the surface voltage of the dielectric, a selectable reference voltage, and a comparator. The selectable reference voltage is set to a value related to the surface voltage of the dielectric when the contacts are cleared of the dielectric. The comparator is coupled to the selectable reference voltage and the voltage probe. The comparator compares the measured voltage to the selectable reference voltage and produces an endpoint detection signal.
  • In one embodiment of the system, the voltage probe is a non-contact probe. In another embodiment of the system, the selectable reference voltage is set to a value approximately equal to the surface voltage of the dielectric when the contacts are cleared of the dielectric. In still another embodiment, the comparator is an analog comparator, and in yet another embodiment, the comparator is a digital comparator.
  • A method in accordance with one embodiment of the present invention for identifying the completion of a dielectric etching process on a semiconductor substrate includes the steps of setting a selectable reference voltage to a value related to the surface voltage of the dielectric when a contact is cleared of the dielectric, measuring the surface voltage of the dielectric, comparing the measured voltage to the selectable reference voltage, and identifying the successful completion of the dielectric etching process by noting when the measured voltage is less than the selectable reference voltage.
  • In one embodiment of a method of the present invention, the selectable reference voltage is set to a value of approximately equal to the surface voltage of the dielectric when the contacts are cleared of the dielectric. In another embodiment, measuring the surface voltage of the dielectric consists of averaging multiple measurements of the surface voltage of the dielectric.
  • A method for etching a dielectric on a semiconductor substrate in a plasma etch system is also described. The method includes placing a substrate with a dielectric to etch within a plasma etch chamber, setting a selectable reference voltage to a value related to the surface voltage of the dielectric when the contact is cleared of the dielectric, etching the dielectric in the plasma etch chamber, measuring the surface voltage of the dielectric, generating an endpoint detection signal when the measured voltage is less than the selectable reference voltage, detecting the endpoint detection signal, and stopping the etching when the endpoint detection signal is detected.
  • In one embodiment of this method, the selectable reference voltage is set to a value approximately equal to the surface dielectric voltage when the contact is cleared of the dielectric.
  • In another embodiment, a method for etching a dielectric on a semiconductor substrate in a plasma etch system includes placing a substrate with a dielectric to etch within a plasma etch chamber, setting a selectable reference current to a value related to the substrate current when the contact is cleared of the dielectric, etching the dielectric in the plasma etch chamber, measuring the substrate current, generating an endpoint detection signal when the measured current is greater than the selectable reference current, detecting the endpoint detection signal, and stopping the etching process when the endpoint detection signal is detected.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram of a system in accordance with the present invention in which the contact dielectric etching is incomplete.
  • FIG. 2 is a block diagram of a system in accordance with the present invention in which the contact dielectric etching is complete.
  • FIG. 3A is a graph showing the relationship between the dielectric surface voltage and the selectable reference voltage for an area of a semiconductor substrate that has not been completely etched and an area of the semiconductor substrate that has been completely etched.
  • FIG. 3B is a graph showing the endpoint detection signal in an unetched area and an etched area.
  • FIG. 4 is a general flow diagram of the endpoint detection process of the present invention.
  • FIG. 5 is a general flow diagram of a second embodiment of the endpoint detection process of the present invention.
  • FIG. 6 is a general flow diagram of a method for real time detection of the endpoint of a dielectric etching process in a plasma environment of the present invention.
  • FIG. 7 is an illustration of a measurement system for measuring the surface voltage of a semiconductor substrate in a plasma etch chamber using a voltage probe.
  • FIG. 8A is an illustration of a system for sensing a substrate current in a substrate having partially etched contacts.
  • FIG. 8B is an illustration of a system for sensing a substrate current in a substrate having etched contacts.
  • FIG. 8C is a graph of a substrate current versus time for a plasma etch process of a substrate.
  • DETAILED DESCRIPTION OF THE INVENTION
  • In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
  • Embodiments of systems and methods in accordance with the present invention shall be described with reference to FIGS. 1-8. The embodiments of the systems and methods of the present invention for identifying the completion of a dielectric etching process on a semiconductor substrate are useful whenever contacts are etched in a dielectric, and determining whether the contacts are cleared of the dielectric is desired. Embodiments of the present invention can also be used in connection with processes that make use of protective oxides, sacrificial oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • As shown in FIG. 1, in one embodiment of the present invention system 100 comprises voltage probe 110, selectable reference voltage 120, and comparator 130.
  • Voltage probe 110 measures surface voltage 140 of dielectric 150 on semiconductor substrate 155 after a dielectric etching process. As one skilled in the art will recognize, any device that can sense surface voltage 140 of dielectric 150 is suitable for use in the present invention. In one embodiment, a non-contact Kelvin Probe is used to sense surface voltage 140. A Kelvin Probe is a non-contact, non-destructive vibrating capacitor device used to measure the work function difference, or for non-metals, the surface potential, between a conducting specimen and a vibrating tip. Kelvin Probes are known to practitioners in the art of integrated circuit manufacturing.
  • A reference voltage, such as selectable reference voltage 120 is set to a value that corresponds to surface voltage 140 of dielectric 150 when contact site 160 is cleared of the dielectric during an etching process. The precise value for a given manufacturing step can be determined by measuring surface voltage 140 of dielectric 150 at the completion of a dielectric etching process and then verifying that contact site 160 is cleared of the dielectric using a scanning electron microscope. The precise value of the selectable reference voltage can depend on the physical parameters of the etching process, such as the initial depth of dielectric 150, the number of contact sites 160 in dielectric 150, and the aggressiveness of the etching process. In a typical process, with a dielectric thickness of one thousand angstroms, selectable reference voltage 120 can have a value of between one-half volt and two volts.
  • Comparator 130, in one embodiment, is coupled to voltage probe 110 and selectable voltage reference 120 for the purpose of generating endpoint detection signal 170 shown as a time-voltage magnitude graph. Comparator 130, in one embodiment, is an analog device with an analog output, and compares the voltage measured by voltage probe 110 with selectable reference voltage 120. Endpoint detection signal 170 indicates whether the voltage measured by voltage probe 110 is greater than or less than selectable reference voltage 120. In an alternate embodiment, comparator 130 is an analog integrated circuit comparator. In another embodiment, comparator 130 is a digital comparator. In still another embodiment, comparator 130 is a person who compares the surface voltage indicated by voltage probe 110 to selectable voltage reference 120. The digital comparator can be implemented in a microprocessor, as a combination of hardware and software, or strictly in hardware. An analog comparator is preferable when voltage probe 110 and selectable reference voltage 120 generate analog voltage output signals, a digital comparator is preferable when selectable reference voltage 120 and voltage probe 110 generate digital output signals, and a human comparator is preferable when voltage probe 110 provides a visual displays of the voltages or a visual display of the relationship between the voltages.
  • FIG. 2 shows the system of FIG. 1 with like components labeled with like reference numerals. A difference between FIG. 1 and FIG. 2 is that in FIG. 1 contact site 160 is not cleared of the dielectric, while in FIG. 2 contact site 260 is cleared of the dielectric. Another difference is that surface voltage 240 of FIG. 2 has a value different from the value of surface voltage 140 of FIG. 1. Still another difference is that FIG. 2 shows endpoint detection signal 270 as a time-voltage magnitude graph assuming a positive voltage level, which indicates that contact 260 is cleared of the dielectric. Whereas, FIG. 1 shows endpoint detection signal 170 assuming a low voltage level, indicating that contact 160 is not cleared of the dielectric.
  • FIG. 3A shows in graphical form the relationship between surface voltage 140 of FIG. 1 and selectable reference voltage 120 in an area of a semiconductor substrate that has not been completely etched, unetched area 180, and the relationship between surface voltage 240 of FIG. 2 and selectable reference voltage 120 in an area of a semiconductor substrate that has been completely etched, etched area 190. In the unetched area 180, which is related to FIG. 1, the etching process has not cleared dielectric 150 from contact site 160. As shown in FIG. 3A, in the unetched area 180, surface voltage 140 is greater than selectable reference voltage 120, and as shown in FIG. 3B, endpoint detection signal 170 is at a low level. In etched area 190, which is related to FIG. 2, the etching process has cleared dielectric 250 from contact site 260. Also, as shown in FIG. 3A, in etched area 190, surface voltage 240 is less than selectable reference voltage 120, and as shown in FIG. 3B endpoint detection signal 270 is at a high level. Endpoint detection signal 170 may be implemented in positive logic as in FIG. 3B or in negative logic, in which case the polarity of endpoint detection signal 170 is complemented.
  • In operation, surface voltage 140 and surface voltage 240 stabilize after the etching process completes. In some manufacturing process environments, stabilization occurs a few minutes after completion of the etching process, while in other environments stabilization may not occur for an hour or more after completion of the etching process. The actual stabilization time is determined empirically for each process etch step in the manufacturing of a particular product and may depend on environmental factors. After stabilization, system 100 measures surface voltage 140 as shown in FIG. 1 or surface voltage 240 as shown in FIG. 2. After the measurement is taken, system 100 compares the measured value to selectable reference voltage 120. Selectable reference voltage 120, of FIG. 2, is set to a value that can be obtained empirically and is related to the surface voltage 240 of the dielectric 250 when the contact site 260 is cleared of the dielectric. If the contact site 160, of FIG. 1, is not cleared of the dielectric, then, as illustrated in FIG. 1, the endpoint detection signal is maintained at a low level. If the contact site 260, of FIG. 2, is cleared of the dielectric, then, as illustrated in FIG. 2, the endpoint detection signal 270 assumes a high level, indicating that the dielectric etching process completed successfully. An advantage of system 100 is that at the completion of the dielectric etching process, system 100 makes determining the success or failure of the process relatively easy.
  • An embodiment of a method in accordance with the present invention is shown in FIG. 4. Method 400 for identifying the completion of a dielectric etching process includes setting 410, measuring 420, comparing 430, and identifying 440 operations. In the setting 410 operation, a selectable reference voltage is set to a surface voltage value, which indicates that the dielectric at the contacts is cleared. In the measuring 420 operation, a voltage probe measures the surface voltage of the dielectric after the dielectric etching process in order to obtain the value of the surface voltage prior to the comparing 430 operation. The measuring 420 operation is preferably performed after the surface voltage has stabilized following the etching process. The surface voltage, after the etching process, is an indicator of whether the etching process completely etched the dielectric at the contact site. In the comparing 430 operation, the measured surface voltage is compared to the selectable reference voltage. And in the identifying 440 operation, when the measured voltage is less than the selectable reference voltage, an indicator of whether the dielectric etching process completed successfully is generated.
  • An advantage of this embodiment is that it can be tailored to dielectric etching steps at any point in the manufacturing process. This is accomplished by determining the reference voltage for a given process through measuring the surface voltage after the completion of the process and stabilization of the surface voltage, and by verifying that the contact site is cleared. One method of verifying that the contact site is cleared is to observe the contact site using a scanning electron microscope.
  • An alternate embodiment of the present invention is shown in FIG. 5. The method includes setting 510, measuring 520, averaging 545 comparing 530, and identifying completion 540 operations. As will be recognized by those skilled in the art, it is possible for a single measurement to be in error. So, for the purpose of increasing the accuracy and reliability of the measurement of the surface voltage, the embodiment shown in FIG. 5 adds the averaging 545 operation for averaging multiple surface voltage measurements. The number of measurements to average may be determined empirically using methods known in the art.
  • In another embodiment of the present invention, a further improvement in the surface voltage dielectric measurement process is achieved when the measurements are made at multiple locations on the dielectric. As will be appreciated by those skilled in the art, local process variations in the semiconductor manufacturing process are common and can be accounted for by making multiple measurements at different locations on the surface of the substrate.
  • FIG. 6 shows a general flow diagram of method 600, a real time embodiment of the present invention. An advantage of the embodiment of method 600 is that time is not wasted making measurements after completion of the dielectric etching process. Method 600 comprises placing 610, setting 620, etching 630, measuring 640, generating 650, detecting 660, and stopping 670 operations.
  • Referring to FIG. 6, the placing 610 operation requires placing a substrate having a dielectric to etch within a plasma etch chamber. The setting 620 operation requires setting a selectable reference voltage as described in the previous embodiments of the invention. In one embodiment of the present invention, the selectable reference voltage is set to a value approximately equal to the surface voltage of the dielectric when a contact site is cleared of the dielectric. The etching 630 operation requires etching the dielectric in the plasma etch chamber. The measuring 640 operation requires measuring the surface voltage of the dielectric. Any method known to those skilled in the art for measuring a surface voltage in real time is suitable for use in connection with the present invention. The generating 650 operation requires generating an endpoint detection signal when the measured surface voltage is less than the selectable reference voltage. The endpoint detection signal is generated by a comparator as described in the previously described embodiments of the invention. The detecting 660 operation requires detecting the endpoint detection signal. In a positive logic system, the endpoint detection signal is detected by identifying the time when the endpoint detection signal goes positive. The stopping 670 operation requires stopping the etching process when the endpoint detection signal is detected. Purging the plasma chamber or removing the substrate from the plasma etch chamber stops the etching process.
  • FIG. 7 shows a measurement system 700 for measuring the surface voltage or a substrate current of substrate 715 in plasma etch chamber 705 using probe 710. The present invention can be practiced in connection with a variety of embodiments of probe 710. For example, in one embodiment, probe 710 is a voltage probe, in another embodiment probe 710 is a circuit capable of sensing current or the rate of change of a current signal, in still another embodiment probe 710 is an ammeter or a calibrated ammeter, and in yet another embodiment probe 710 is a computer system capable of measuring current or the rate of change of a current signal.
  • Various embodiments of processes and systems for measuring the surface voltage have been described above. Some of these processes and methods can be used in connection with the measurement of a surface voltage of semiconductor substrate 715. Measurement system 700 has the advantage that semiconductor substrate 715 is not removed from plasma etch chamber 705 before making a surface voltage measurement, and therefore reduces the overall manufacturing time for the substrate.
  • Referring to FIG. 8A, in current sensing system 800, plasma ions 803 are capable of inducing a current 806 in substrate 809. Substrate 809 is not limited to a particular material. In one embodiment, substrate 809 is a semiconductor, such as silicon. In an alternate embodiment, substrate 809 is gallium arsenide. As long as the plurality of contacts, such as contact 812 and contact 815, are not cleared of material 818, current 806 is likely to be relatively small, in the range of picoamperes. Current 806 is sensed by current sense device 821, which can assume a variety of embodiments. For example, current sense device 821 can be a circuit, an ammeter, a calibrated ammeter, or a computer system capable of sensing current. Material 818 is generally a dielectric. Types of dielectrics suitable for use in connection with the present invention include oxides, nitrides, borophosphosilicate glasses (BPSG), silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates (TEOS).
  • Referring to FIG. 8B, in current sensing system 823, as contacts 827 and 830 are cleared, substrate current 833, which is induced by plasma ions 836, increases to a relatively large value in the range of microamperes or milliamperes. This current can be measured using current sense device 839. In one embodiment, current sense device 839 is a circuit. In another embodiment, current sense device 839 is an ammeter. In yet another embodiment, current sense device 839 is a computer system capable of sensing current.
  • Referring to FIG. 8C, a substrate current versus time graph 841 shows the increase in current along line 844 as time changes from the beginning of an etch process at time zero 847 until etch finish time 850. At etch finish time 850, the rate of change of the current approaches zero. In one embodiment of the present invention, this rate of change is detected to identify etch finish time 850. In an alternate embodiment, etch finish time 850 is detected by empirically determining the current value at which the etch process is complete. Substrate current at etch process time zero 847 is on the order of picoamperes and at etch finish time 850 substrate current is on the order of microamperes or milliamperes. As described above, the substrate current value at etch finish time 850 is determined by etching a substrate, measuring the substrate current, and verifying that the contacts are cleared using a scanning electron microscope.
  • It is to be recognized that the above description is intended to be illustrative, and not restrictive. Many other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
  • Conclusion
  • The identification by the applicant of the relationship between the dielectric etching process and the surface voltage, and the real time relationship between the dielectric etching process and the substrate current, permits the above described embodiments of the present invention. The embodiments exploit the process insight that as a contact site is cleared of dielectric, the surface voltage of the dielectric decreases, and that in real time as a contact site is cleared of dielectric, the substrate current increases.
  • Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.

Claims (34)

1. A method comprising:
placing a substrate in a plasma etch chamber;
etching the substrate;
measuring a substrate current; and
stopping the etching when the substrate current stabilizes.
2. The method of claim 1, wherein etching the substrate includes inducing a substrate current with plasma ions.
3. A method comprising:
placing a substrate in a plasma etch chamber;
etching the substrate;
measuring a substrate current having a rate of change;
stopping the etching when the rate of change of the substrate current is substantially zero.
4. The method of claim 3, wherein etching the substrate includes inducing a substrate current with plasma ions.
5. The method of claim 3, wherein measuring a substrate current includes measuring the substrate current in real time while the substrate is etched.
6. A method comprising:
placing a substrate having a layer to etch in a plasma etch chamber;
etching the layer;
measuring a substrate current; and
stopping the etching when the substrate current stabilizes.
7. The method of claim 6, wherein measuring a substrate current includes measuring the substrate current in real time while the layer is etched.
8. The method of claim 6, wherein placing the substrate includes placing a substrate having a dielectric layer including one of an oxide, a nitride, borophosphosilicate, silicon-dioxides, silicon-nitrides, and tetra-ethyl-ortho-silicates.
9. A method comprising:
placing a substrate having a layer to etch in a plasma etch chamber;
etching the layer;
measuring a rate of change of a substrate current; and
stopping the etching when the rate of change of the substrate current is approximately zero.
10. The method of claim 9, wherein etching the layer includes inducing a substrate current with plasma ions.
11. The method of claim 9, wherein measuring the rate of change of a substrate current includes measuring a substrate current in real time while the layer is etched.
12. A method comprising:
placing a substrate having a layer to etch in a plasma etch chamber;
etching the layer;
measuring a substrate current; and
stopping the etching when the substrate current exceeds a predetermined reference value.
13. The method of claim 12, wherein stopping the etching when the substrate current exceeds a predetermined reference value includes setting the reference current to a value approximately equal to a substrate current when contacts formed in the layer are cleared of dielectric.
14. The method of claim 13, wherein setting the reference current includes determining the reference substrate current for a given manufacturing step, wherein determining the reference substrate current includes:
measuring the substrate current at an end of a manufacturing step; and
verifying that the contacts are cleared of dielectric.
15. The method of claim 13, wherein setting the reference current includes selecting the reference current from a range of current values related to the etching process parameters.
16. A method comprising:
placing a substrate having a dielectric layer to etch in a plasma etch chamber;
etching the dielectric layer;
measuring a substrate current; and
stopping the etching when the substrate current stabilizes.
17. A method comprising:
placing a substrate having a dielectric layer to etch in a plasma etch chamber;
etching the dielectric layer;
measuring a rate of change of a substrate current; and
stopping the etching when the rate of change of the substrate current is substantially zero.
18. The method of claim 17, wherein etching the substrate includes inducing a substrate current with plasma ions.
19. The method of claim 18, wherein measuring a rate of change of a substrate current includes measuring the current in real time while the dielectric layer is being etched.
20. A method comprising:
placing a substrate having a dielectric layer to etch in a plasma etch chamber;
etching the dielectric layer;
measuring a substrate current; and
stopping the etching process when the substrate current exceeds a predetermined reference value.
21. The method of claim 20, wherein etching the dielectric layer includes forming contacts.
22. The method of claim 21, wherein stopping the etching process when the substrate current exceeds a predetermined reference value includes setting the reference current to a value approximately equal to a substrate current when the contacts are cleared of dielectric.
23. The method of claim 22, wherein setting the reference current to a value includes selecting the value from a range of current values related to the etching process parameters.
24. The method of claim 22, wherein setting the reference current includes determining the reference substrate current for a given manufacturing step, wherein determining the reference substrate current includes:
measuring the substrate current at an end of a manufacturing step; and
verifying that the contacts are cleared of dielectric.
25. A method for etching a dielectric on a substrate, comprising:
placing the substrate having a dielectric to etch within an etching chamber;
setting a reference current to a value related to a substrate current when a contact is cleared of the dielectric;
etching the dielectric in the etching chamber;
measuring the current in the substrate;
generating an endpoint detection signal when the measured current is greater than the reference current;
detecting the endpoint detection signal; and
stopping the etching when the endpoint detection signal is detected.
26. The method of claim 25, wherein setting the reference current includes setting the reference current to a value approximately equal to the substrate current when the contact is cleared of dielectric.
27. The method of claim 25, wherein setting the reference current includes determining the reference substrate current for a given manufacturing step, wherein determining the reference substrate current includes:
measuring the substrate current at an end of a manufacturing step; and
verifying that the contact is cleared of dielectric.
28. The method of claim 25, wherein the reference current is selectable from a range of current values related to the etching process parameters.
29. The method of claim 25, wherein placing the substrate includes placing a semiconductor substrate.
30. The method of claim 25, wherein detecting the endpoint detection signal includes visually detecting the endpoint detection signal.
31. The method of claim 25, wherein detecting the endpoint detection signal includes detecting a digital output signal.
32. The method of claim 25, wherein detecting the endpoint detection signal includes detecting an analog signal.
33. A method comprising:
placing a substrate having a dielectric layer to etch in an etching chamber;
etching the dielectric layer;
measuring a substrate current in real time while the layer is etched; and
stopping the etching process when the substrate current exceeds a predetermined reference value.
34. The method of claim 33, wherein etching the dielectric layer includes a substrate current increasing during the etching.
US10/931,546 1999-02-26 2004-08-31 Apparatus and method of detecting endpoint of a dielectric etch Abandoned US20050029227A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/931,546 US20050029227A1 (en) 1999-02-26 2004-08-31 Apparatus and method of detecting endpoint of a dielectric etch

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/261,601 US6517669B2 (en) 1999-02-26 1999-02-26 Apparatus and method of detecting endpoint of a dielectric etch
US10/328,617 US6844205B2 (en) 1999-02-26 2002-12-23 Apparatus and method of detecting endpoint of a dielectric etch
US10/931,546 US20050029227A1 (en) 1999-02-26 2004-08-31 Apparatus and method of detecting endpoint of a dielectric etch

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/328,617 Division US6844205B2 (en) 1999-02-26 2002-12-23 Apparatus and method of detecting endpoint of a dielectric etch

Publications (1)

Publication Number Publication Date
US20050029227A1 true US20050029227A1 (en) 2005-02-10

Family

ID=22994032

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/261,601 Expired - Lifetime US6517669B2 (en) 1999-02-26 1999-02-26 Apparatus and method of detecting endpoint of a dielectric etch
US10/328,617 Expired - Fee Related US6844205B2 (en) 1999-02-26 2002-12-23 Apparatus and method of detecting endpoint of a dielectric etch
US10/931,546 Abandoned US20050029227A1 (en) 1999-02-26 2004-08-31 Apparatus and method of detecting endpoint of a dielectric etch

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/261,601 Expired - Lifetime US6517669B2 (en) 1999-02-26 1999-02-26 Apparatus and method of detecting endpoint of a dielectric etch
US10/328,617 Expired - Fee Related US6844205B2 (en) 1999-02-26 2002-12-23 Apparatus and method of detecting endpoint of a dielectric etch

Country Status (1)

Country Link
US (3) US6517669B2 (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070046172A1 (en) * 2005-08-31 2007-03-01 Sandhu Gurtej S Integrated circuit inspection system
US20100216260A1 (en) * 2009-02-26 2010-08-26 Shuji Takahashi Plasma etching method and apparatus, and method of manufacturing liquid ejection head
WO2016160288A1 (en) * 2015-04-03 2016-10-06 Varian Semiconductor Equipment Associates, Inc. Apparatus and method for endpoint detection
WO2016160434A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Depth control for scribing semiconductor devices
WO2018022799A1 (en) * 2016-07-26 2018-02-01 Roswell Biotechnologies, Inc. Multi-electrode structures for molecular sensing devices and methods of making same
US10036064B2 (en) 2015-06-25 2018-07-31 Roswell Biotechnologies, Inc. Biomolecular sensors and methods
US10508296B2 (en) 2017-04-25 2019-12-17 Roswell Biotechnologies, Inc. Enzymatic circuits for molecular sensors
US10597767B2 (en) 2016-02-22 2020-03-24 Roswell Biotechnologies, Inc. Nanoparticle fabrication
US10648941B2 (en) 2017-05-09 2020-05-12 Roswell Biotechnologies, Inc. Binding probe circuits for molecular sensors
US10712334B2 (en) 2016-01-28 2020-07-14 Roswell Biotechnologies, Inc. Massively parallel DNA sequencing apparatus
US10737263B2 (en) 2016-02-09 2020-08-11 Roswell Biotechnologies, Inc. Electronic label-free DNA and genome sequencing
US10902939B2 (en) 2017-01-10 2021-01-26 Roswell Biotechnologies, Inc. Methods and systems for DNA data storage
US11100404B2 (en) 2017-10-10 2021-08-24 Roswell Biotechnologies, Inc. Methods, apparatus and systems for amplification-free DNA data storage
US11268123B2 (en) 2017-04-25 2022-03-08 Roswell Biotechnologies, Inc. Enzymatic circuits for molecular sensors
US11371955B2 (en) 2017-08-30 2022-06-28 Roswell Biotechnologies, Inc. Processive enzyme molecular electronic sensors for DNA data storage
US11624725B2 (en) 2016-01-28 2023-04-11 Roswell Blotechnologies, Inc. Methods and apparatus for measuring analytes using polymerase in large scale molecular electronics sensor arrays
US11656197B2 (en) 2017-01-19 2023-05-23 Roswell ME Inc. Solid state sequencing devices comprising two dimensional layer materials

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6517669B2 (en) * 1999-02-26 2003-02-11 Micron Technology, Inc. Apparatus and method of detecting endpoint of a dielectric etch
WO2002067481A1 (en) * 2001-02-20 2002-08-29 University Of Maryland, Baltimore County Widely tunable and integrated optical system and method
DE60218643D1 (en) * 2002-06-28 2007-04-19 St Microelectronics Srl Method of making trenches with an inclined profile and rounded top edges
US6957154B2 (en) * 2003-02-03 2005-10-18 Qcept Technologies, Inc. Semiconductor wafer inspection system
US7103482B2 (en) * 2003-02-03 2006-09-05 Qcept Technologies, Inc. Inspection system and apparatus
US7107158B2 (en) * 2003-02-03 2006-09-12 Qcept Technologies, Inc. Inspection system and apparatus
US7308367B2 (en) * 2003-02-03 2007-12-11 Qcept Technologies, Inc. Wafer inspection system
US7152476B2 (en) * 2003-07-25 2006-12-26 Qcept Technologies, Inc. Measurement of motions of rotating shafts using non-vibrating contact potential difference sensor
US7508976B1 (en) * 2003-12-29 2009-03-24 Nanometric Incorporated Local process variation correction for overlay measurement
JP4340727B2 (en) * 2005-09-02 2009-10-07 東京応化工業株式会社 End point detection method, end point detection device, and gas phase reaction processing apparatus equipped with end point detection device
US7659734B2 (en) * 2007-03-07 2010-02-09 Qcept Technologies, Inc. Semiconductor inspection system and apparatus utilizing a non-vibrating contact potential difference sensor and controlled illumination
US7900526B2 (en) * 2007-11-30 2011-03-08 Qcept Technologies, Inc. Defect classification utilizing data from a non-vibrating contact potential difference sensor
US7752000B2 (en) * 2008-05-02 2010-07-06 Qcept Technologies, Inc. Calibration of non-vibrating contact potential difference measurements to detect surface variations that are perpendicular to the direction of sensor motion
CN102097285B (en) * 2009-12-15 2012-11-28 中芯国际集成电路制造(上海)有限公司 Method for monitoring over etched depth of edge of super-thick metal groove
US9002493B2 (en) 2012-02-21 2015-04-07 Stmicroelectronics, Inc. Endpoint detector for a semiconductor processing station and associated methods
TWI443346B (en) * 2012-09-14 2014-07-01 Chunghwa Telecom Co Ltd Electrical appliance identification system and method
TWI649568B (en) * 2014-10-17 2019-02-01 日商日置電機股份有限公司 Voltage detecting device
US9676075B2 (en) * 2015-06-12 2017-06-13 Globalfoundries Inc. Methods and structures for achieving target resistance post CMP using in-situ resistance measurements
US20180315630A1 (en) * 2017-05-01 2018-11-01 Semilab Semiconductor Physics Laboratory Co., Ltd. Charge Metrology for Integrated Measurement
US20190317868A1 (en) * 2018-04-17 2019-10-17 Maxim Integrated Products, Inc. Systems and methods for real-time fault detection
CA3125346A1 (en) * 2019-01-22 2020-07-30 Techinsights Inc. Ion beam delayering system and method, and endpoint monitoring system and method therefor

Citations (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4358338A (en) * 1980-05-16 1982-11-09 Varian Associates, Inc. End point detection method for physical etching process
US4794646A (en) * 1985-08-14 1988-12-27 Mitsubishi Denki Kabushiki Kaisha Charged beam pattern defect inspection apparatus
US4793895A (en) * 1988-01-25 1988-12-27 Ibm Corporation In situ conductivity monitoring technique for chemical/mechanical planarization endpoint detection
US4812756A (en) * 1987-08-26 1989-03-14 International Business Machines Corporation Contactless technique for semicondutor wafer testing
US4878017A (en) * 1986-10-28 1989-10-31 Williams Bruce T High speed D.C. non-contacting electrostatic voltage follower
US5057689A (en) * 1989-09-20 1991-10-15 Matsushita Electric Industrial Co., Ltd. Scanning electron microscope and a method of displaying cross sectional profiles using the same
US5109430A (en) * 1986-07-22 1992-04-28 Schlumberger Technologies, Inc. Mask alignment and measurement of critical dimensions in integrated circuits
US5151584A (en) * 1988-07-20 1992-09-29 Applied Materials, Inc. Method and apparatus for endpoint detection in a semiconductor wafer etching system
US5173149A (en) * 1990-03-07 1992-12-22 Nissan Motor Company, Ltd. Method of etching semiconductor substrate
US5198072A (en) * 1990-07-06 1993-03-30 Vlsi Technology, Inc. Method and apparatus for detecting imminent end-point when etching dielectric layers in a plasma etch system
US5326428A (en) * 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5362356A (en) * 1990-12-20 1994-11-08 Lsi Logic Corporation Plasma etching process control
US5458732A (en) * 1992-04-14 1995-10-17 Texas Instruments Incorporated Method and system for identifying process conditions
US5459082A (en) * 1992-06-09 1995-10-17 Goldstar Co., Ltd. Method of making a semiconductor device
US5489544A (en) * 1994-08-11 1996-02-06 International Business Machines Corporation Method for making a high capacitance multi-level storage node for high density TFT load SRAMS with low soft error rates
US5494841A (en) * 1993-10-15 1996-02-27 Micron Semiconductor, Inc. Split-polysilicon CMOS process for multi-megabit dynamic memories incorporating stacked container capacitor cells
US5498974A (en) * 1994-12-30 1996-03-12 International Business Machines Corporation Contactless corona-oxide-semiconductor Q-V mobile charge measurement method and apparatus
US5501766A (en) * 1994-06-30 1996-03-26 International Business Machines Corporation Minimizing overetch during a chemical etching process
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5505816A (en) * 1993-12-16 1996-04-09 International Business Machines Corporation Etching of silicon dioxide selectively to silicon nitride and polysilicon
US5554557A (en) * 1996-02-02 1996-09-10 Vanguard International Semiconductor Corp. Method for fabricating a stacked capacitor with a self aligned node contact in a memory cell
US5555319A (en) * 1993-05-06 1996-09-10 Kabushiki Kaisha Toshiba Critical dimension measuring method and equipment thereof
US5573624A (en) * 1992-12-04 1996-11-12 International Business Machines Corporation Chemical etch monitor for measuring film etching uniformity during a chemical etching process
US5595928A (en) * 1995-09-18 1997-01-21 Vanguard International Semiconductor Corporation High density dynamic random access memory cell structure having a polysilicon pillar capacitor
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
US5639685A (en) * 1995-10-06 1997-06-17 Micron Technology, Inc. Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon
US5641960A (en) * 1994-01-13 1997-06-24 Fujitsu Limited Circuit pattern inspecting device and method and circuit pattern arrangement suitable for the method
US5659172A (en) * 1995-06-21 1997-08-19 Opal Technologies Ltd. Reliable defect detection using multiple perspective scanning electron microscope images
US5665166A (en) * 1993-01-29 1997-09-09 Tokyo Electron Limited Plasma processing apparatus
US5700349A (en) * 1995-01-20 1997-12-23 Sony Corporation Method for forming multi-layer interconnections
US5710067A (en) * 1995-06-07 1998-01-20 Advanced Micro Devices, Inc. Silicon oxime film
US5750990A (en) * 1995-12-28 1998-05-12 Hitachi, Ltd. Method for measuring critical dimension of pattern on sample
US5757198A (en) * 1994-07-18 1998-05-26 Advantest Corporation Method and apparatus for detecting an IC defect using charged particle beam
US5777327A (en) * 1995-12-28 1998-07-07 Hitachi, Ltd. Pattern shape inspection apparatus for forming specimen image on display apparatus
US5788801A (en) * 1992-12-04 1998-08-04 International Business Machines Corporation Real time measurement of etch rate during a chemical etching process
US5988263A (en) * 1997-07-08 1999-11-23 Valeo Climate Control, Inc. Mixing device for air conditioning system
US6005246A (en) * 1997-07-08 1999-12-21 Jeol Ltd. Scanning probe microscope
US6011404A (en) * 1997-07-03 2000-01-04 Lucent Technologies Inc. System and method for determining near--surface lifetimes and the tunneling field of a dielectric in a semiconductor
US6048763A (en) * 1997-08-21 2000-04-11 Micron Technology, Inc. Integrated capacitor bottom electrode with etch stop layer
US6067153A (en) * 1996-05-21 2000-05-23 Hitachi, Ltd. Pattern defect inspecting apparatus
US6072313A (en) * 1995-04-10 2000-06-06 International Business Machines Corporation In-situ monitoring and control of conductive films by detecting changes in induced eddy currents
US6087615A (en) * 1996-01-23 2000-07-11 Fraunhofer-Gesellschaft Zur Forderung Ion source for an ion beam arrangement
US6091845A (en) * 1998-02-24 2000-07-18 Micron Technology, Inc. Inspection technique of photomask
US6097196A (en) * 1997-04-23 2000-08-01 Verkuil; Roger L. Non-contact tunnelling field measurement for a semiconductor oxide layer
US6114681A (en) * 1997-06-04 2000-09-05 Kabushiki Kaisha Toshiba Automatic focus control method and automatic focus control system having in focus and out of focus states detection
US6124140A (en) * 1998-05-22 2000-09-26 Micron Technology, Inc. Method for measuring features of a semiconductor device
US6127237A (en) * 1998-03-04 2000-10-03 Kabushiki Kaisha Toshiba Etching end point detecting method based on junction current measurement and etching apparatus
US6157451A (en) * 1996-05-21 2000-12-05 Hitachi, Ltd. Sample CD measurement system
US6174407B1 (en) * 1998-12-03 2001-01-16 Lsi Logic Corporation Apparatus and method for detecting an endpoint of an etching process by transmitting infrared light signals through a semiconductor wafer
US6175417B1 (en) * 1998-02-13 2001-01-16 Micron Technology, Inc. Method and apparatus for detecting defects in the manufacture of an electronic device
US6197116B1 (en) * 1996-08-29 2001-03-06 Fujitsu Limited Plasma processing system
US6256094B1 (en) * 1997-11-04 2001-07-03 Micron Technology, Inc. Method and apparatus for automated, in situ material detection using filtered fluoresced, reflected, or absorbed light
US6259520B1 (en) * 1997-01-30 2001-07-10 Micron Technology, Inc. Integrated circuit defect review and classification process
US6265304B1 (en) * 1999-10-05 2001-07-24 Advanced Micron Devices, Inc. Controlling an etching process of multiple layers based upon thickness ratio of the dielectric layers
US6303044B1 (en) * 1997-03-31 2001-10-16 Lam Research Corporation Method of and apparatus for detecting and controlling in situ cleaning time of vacuum processing chambers
US6326794B1 (en) * 1999-01-14 2001-12-04 International Business Machines Corporation Method and apparatus for in-situ monitoring of ion energy distribution for endpoint detection via capacitance measurement
US20010051437A1 (en) * 1997-05-12 2001-12-13 James P. Cruse Process Monitoring Apparatus and Method
US6383825B1 (en) * 1996-09-30 2002-05-07 Micron Technology, Inc. Method and system for testing semiconductor dice, semiconductor packages and semiconductor wafers
US6417015B2 (en) * 1998-07-30 2002-07-09 Micron Technology, Inc. Semiconductor processing methods and semiconductor defect detection methods
US6424733B2 (en) * 1998-07-20 2002-07-23 Micron Technology, Inc. Method and apparatus for inspecting wafers
US6441634B1 (en) * 1995-01-24 2002-08-27 Micron Technology, Inc. Apparatus for testing emissive cathodes in matrix addressable displays
US6517669B2 (en) * 1999-02-26 2003-02-11 Micron Technology, Inc. Apparatus and method of detecting endpoint of a dielectric etch
US6562187B2 (en) * 1998-09-30 2003-05-13 Lam Research Corporation Methods and apparatus for determining an etch endpoint in a plasma processing system
US6613590B2 (en) * 1998-08-21 2003-09-02 Micron Technology, Inc. Yield based, in-line defect sampling method
US6677246B2 (en) * 2001-03-23 2004-01-13 Scientific Systems Research Ltd. Endpoint detection in the etching of dielectric layers
US6730444B2 (en) * 2001-06-05 2004-05-04 Micron Technology, Inc. Needle comb reticle pattern for critical dimension and registration measurements using a registration tool and methods for using same
US6813534B2 (en) * 1998-07-10 2004-11-02 Zhifeng Sui Endpoint detection in substrate fabrication processes
US6859760B2 (en) * 1998-04-23 2005-02-22 Micron Technology, Inc. Remote semiconductor microscopy
US6861362B2 (en) * 2001-06-29 2005-03-01 Lam Research Corporation Self-aligned contact process implementing bias compensation etch endpoint detection and methods for implementing the same
US6888159B2 (en) * 2001-08-22 2005-05-03 Micron Technology, Inc. Substrate mapping
US6895661B1 (en) * 1997-08-21 2005-05-24 Micron Technology, Inc. Component alignment apparatuses and methods
US6927589B2 (en) * 1997-12-18 2005-08-09 Micron Technology, Inc. Apparatus for testing bumped die
US6944839B2 (en) * 2002-07-19 2005-09-13 Micron Technology, Inc. Checking layout accuracy in integrated circuit designs
US6974709B2 (en) * 2002-04-03 2005-12-13 Robert Bosch Gmbh Method and device for providing a semiconductor etching end point and for detecting the end point
US6983536B2 (en) * 1991-06-04 2006-01-10 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US374843A (en) * 1887-12-13 Philip lange
JPH0374843A (en) * 1989-08-16 1991-03-29 Tadahiro Omi Device and method for dry etching
JPH05251398A (en) * 1992-03-06 1993-09-28 Nec Kyushu Ltd Dry etching device
JPH0786383A (en) * 1993-09-17 1995-03-31 Hitachi Ltd Electrostatic device and method therefor
EP0735565B1 (en) * 1995-03-31 1999-06-02 International Business Machines Corporation Method and apparatus for monitoring the dry etching of a dielectric film to a given thickness
US5557241A (en) * 1995-05-24 1996-09-17 Ail Systems, Inc. Linear chirp generation using VCO tuning with polynomial predistortion
US5971591A (en) * 1997-10-20 1999-10-26 Eni Technologies, Inc. Process detection system for plasma process

Patent Citations (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4358338A (en) * 1980-05-16 1982-11-09 Varian Associates, Inc. End point detection method for physical etching process
US4794646A (en) * 1985-08-14 1988-12-27 Mitsubishi Denki Kabushiki Kaisha Charged beam pattern defect inspection apparatus
US5109430A (en) * 1986-07-22 1992-04-28 Schlumberger Technologies, Inc. Mask alignment and measurement of critical dimensions in integrated circuits
US4878017A (en) * 1986-10-28 1989-10-31 Williams Bruce T High speed D.C. non-contacting electrostatic voltage follower
US4812756A (en) * 1987-08-26 1989-03-14 International Business Machines Corporation Contactless technique for semicondutor wafer testing
US4793895A (en) * 1988-01-25 1988-12-27 Ibm Corporation In situ conductivity monitoring technique for chemical/mechanical planarization endpoint detection
US5151584A (en) * 1988-07-20 1992-09-29 Applied Materials, Inc. Method and apparatus for endpoint detection in a semiconductor wafer etching system
US5057689A (en) * 1989-09-20 1991-10-15 Matsushita Electric Industrial Co., Ltd. Scanning electron microscope and a method of displaying cross sectional profiles using the same
US5173149A (en) * 1990-03-07 1992-12-22 Nissan Motor Company, Ltd. Method of etching semiconductor substrate
US5198072A (en) * 1990-07-06 1993-03-30 Vlsi Technology, Inc. Method and apparatus for detecting imminent end-point when etching dielectric layers in a plasma etch system
US5362356A (en) * 1990-12-20 1994-11-08 Lsi Logic Corporation Plasma etching process control
US6983536B2 (en) * 1991-06-04 2006-01-10 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die
US5458732A (en) * 1992-04-14 1995-10-17 Texas Instruments Incorporated Method and system for identifying process conditions
US5459082A (en) * 1992-06-09 1995-10-17 Goldstar Co., Ltd. Method of making a semiconductor device
US5788801A (en) * 1992-12-04 1998-08-04 International Business Machines Corporation Real time measurement of etch rate during a chemical etching process
US5573624A (en) * 1992-12-04 1996-11-12 International Business Machines Corporation Chemical etch monitor for measuring film etching uniformity during a chemical etching process
US5665166A (en) * 1993-01-29 1997-09-09 Tokyo Electron Limited Plasma processing apparatus
US5555319A (en) * 1993-05-06 1996-09-10 Kabushiki Kaisha Toshiba Critical dimension measuring method and equipment thereof
US5326428A (en) * 1993-09-03 1994-07-05 Micron Semiconductor, Inc. Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability
US5494841A (en) * 1993-10-15 1996-02-27 Micron Semiconductor, Inc. Split-polysilicon CMOS process for multi-megabit dynamic memories incorporating stacked container capacitor cells
US5505816A (en) * 1993-12-16 1996-04-09 International Business Machines Corporation Etching of silicon dioxide selectively to silicon nitride and polysilicon
US5641960A (en) * 1994-01-13 1997-06-24 Fujitsu Limited Circuit pattern inspecting device and method and circuit pattern arrangement suitable for the method
US5501766A (en) * 1994-06-30 1996-03-26 International Business Machines Corporation Minimizing overetch during a chemical etching process
US5757198A (en) * 1994-07-18 1998-05-26 Advantest Corporation Method and apparatus for detecting an IC defect using charged particle beam
US5489544A (en) * 1994-08-11 1996-02-06 International Business Machines Corporation Method for making a high capacitance multi-level storage node for high density TFT load SRAMS with low soft error rates
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5498974A (en) * 1994-12-30 1996-03-12 International Business Machines Corporation Contactless corona-oxide-semiconductor Q-V mobile charge measurement method and apparatus
US5700349A (en) * 1995-01-20 1997-12-23 Sony Corporation Method for forming multi-layer interconnections
US6441634B1 (en) * 1995-01-24 2002-08-27 Micron Technology, Inc. Apparatus for testing emissive cathodes in matrix addressable displays
US6072313A (en) * 1995-04-10 2000-06-06 International Business Machines Corporation In-situ monitoring and control of conductive films by detecting changes in induced eddy currents
US5710067A (en) * 1995-06-07 1998-01-20 Advanced Micro Devices, Inc. Silicon oxime film
US5659172A (en) * 1995-06-21 1997-08-19 Opal Technologies Ltd. Reliable defect detection using multiple perspective scanning electron microscope images
US5595928A (en) * 1995-09-18 1997-01-21 Vanguard International Semiconductor Corporation High density dynamic random access memory cell structure having a polysilicon pillar capacitor
US5639685A (en) * 1995-10-06 1997-06-17 Micron Technology, Inc. Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon
US5612558A (en) * 1995-11-15 1997-03-18 Micron Technology, Inc. Hemispherical grained silicon on refractory metal nitride
US5750990A (en) * 1995-12-28 1998-05-12 Hitachi, Ltd. Method for measuring critical dimension of pattern on sample
US5777327A (en) * 1995-12-28 1998-07-07 Hitachi, Ltd. Pattern shape inspection apparatus for forming specimen image on display apparatus
US6087615A (en) * 1996-01-23 2000-07-11 Fraunhofer-Gesellschaft Zur Forderung Ion source for an ion beam arrangement
US5554557A (en) * 1996-02-02 1996-09-10 Vanguard International Semiconductor Corp. Method for fabricating a stacked capacitor with a self aligned node contact in a memory cell
US6157451A (en) * 1996-05-21 2000-12-05 Hitachi, Ltd. Sample CD measurement system
US6067153A (en) * 1996-05-21 2000-05-23 Hitachi, Ltd. Pattern defect inspecting apparatus
US6197116B1 (en) * 1996-08-29 2001-03-06 Fujitsu Limited Plasma processing system
US6383825B1 (en) * 1996-09-30 2002-05-07 Micron Technology, Inc. Method and system for testing semiconductor dice, semiconductor packages and semiconductor wafers
US6373566B2 (en) * 1997-01-30 2002-04-16 Micron Technology, Inc. Integrated circuit defect review and classification process
US6259520B1 (en) * 1997-01-30 2001-07-10 Micron Technology, Inc. Integrated circuit defect review and classification process
US6303044B1 (en) * 1997-03-31 2001-10-16 Lam Research Corporation Method of and apparatus for detecting and controlling in situ cleaning time of vacuum processing chambers
US6097196A (en) * 1997-04-23 2000-08-01 Verkuil; Roger L. Non-contact tunnelling field measurement for a semiconductor oxide layer
US20010051437A1 (en) * 1997-05-12 2001-12-13 James P. Cruse Process Monitoring Apparatus and Method
US6114681A (en) * 1997-06-04 2000-09-05 Kabushiki Kaisha Toshiba Automatic focus control method and automatic focus control system having in focus and out of focus states detection
US6011404A (en) * 1997-07-03 2000-01-04 Lucent Technologies Inc. System and method for determining near--surface lifetimes and the tunneling field of a dielectric in a semiconductor
US6005246A (en) * 1997-07-08 1999-12-21 Jeol Ltd. Scanning probe microscope
US5988263A (en) * 1997-07-08 1999-11-23 Valeo Climate Control, Inc. Mixing device for air conditioning system
US6895661B1 (en) * 1997-08-21 2005-05-24 Micron Technology, Inc. Component alignment apparatuses and methods
US6048763A (en) * 1997-08-21 2000-04-11 Micron Technology, Inc. Integrated capacitor bottom electrode with etch stop layer
US6256094B1 (en) * 1997-11-04 2001-07-03 Micron Technology, Inc. Method and apparatus for automated, in situ material detection using filtered fluoresced, reflected, or absorbed light
US6927589B2 (en) * 1997-12-18 2005-08-09 Micron Technology, Inc. Apparatus for testing bumped die
US6452677B1 (en) * 1998-02-13 2002-09-17 Micron Technology Inc. Method and apparatus for detecting defects in the manufacture of an electronic device
US6175417B1 (en) * 1998-02-13 2001-01-16 Micron Technology, Inc. Method and apparatus for detecting defects in the manufacture of an electronic device
US6091845A (en) * 1998-02-24 2000-07-18 Micron Technology, Inc. Inspection technique of photomask
US6127237A (en) * 1998-03-04 2000-10-03 Kabushiki Kaisha Toshiba Etching end point detecting method based on junction current measurement and etching apparatus
US6859760B2 (en) * 1998-04-23 2005-02-22 Micron Technology, Inc. Remote semiconductor microscopy
US6124140A (en) * 1998-05-22 2000-09-26 Micron Technology, Inc. Method for measuring features of a semiconductor device
US6813534B2 (en) * 1998-07-10 2004-11-02 Zhifeng Sui Endpoint detection in substrate fabrication processes
US6424733B2 (en) * 1998-07-20 2002-07-23 Micron Technology, Inc. Method and apparatus for inspecting wafers
US6417015B2 (en) * 1998-07-30 2002-07-09 Micron Technology, Inc. Semiconductor processing methods and semiconductor defect detection methods
US6613590B2 (en) * 1998-08-21 2003-09-02 Micron Technology, Inc. Yield based, in-line defect sampling method
US6890775B2 (en) * 1998-08-21 2005-05-10 Micron Technology, Inc. Yield based, in-line defect sampling method
US6562187B2 (en) * 1998-09-30 2003-05-13 Lam Research Corporation Methods and apparatus for determining an etch endpoint in a plasma processing system
US6174407B1 (en) * 1998-12-03 2001-01-16 Lsi Logic Corporation Apparatus and method for detecting an endpoint of an etching process by transmitting infrared light signals through a semiconductor wafer
US6326794B1 (en) * 1999-01-14 2001-12-04 International Business Machines Corporation Method and apparatus for in-situ monitoring of ion energy distribution for endpoint detection via capacitance measurement
US6517669B2 (en) * 1999-02-26 2003-02-11 Micron Technology, Inc. Apparatus and method of detecting endpoint of a dielectric etch
US6844205B2 (en) * 1999-02-26 2005-01-18 Micron Technology, Inc. Apparatus and method of detecting endpoint of a dielectric etch
US6265304B1 (en) * 1999-10-05 2001-07-24 Advanced Micron Devices, Inc. Controlling an etching process of multiple layers based upon thickness ratio of the dielectric layers
US6677246B2 (en) * 2001-03-23 2004-01-13 Scientific Systems Research Ltd. Endpoint detection in the etching of dielectric layers
US6730444B2 (en) * 2001-06-05 2004-05-04 Micron Technology, Inc. Needle comb reticle pattern for critical dimension and registration measurements using a registration tool and methods for using same
US6861362B2 (en) * 2001-06-29 2005-03-01 Lam Research Corporation Self-aligned contact process implementing bias compensation etch endpoint detection and methods for implementing the same
US6888159B2 (en) * 2001-08-22 2005-05-03 Micron Technology, Inc. Substrate mapping
US6974709B2 (en) * 2002-04-03 2005-12-13 Robert Bosch Gmbh Method and device for providing a semiconductor etching end point and for detecting the end point
US6944839B2 (en) * 2002-07-19 2005-09-13 Micron Technology, Inc. Checking layout accuracy in integrated circuit designs

Cited By (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070046172A1 (en) * 2005-08-31 2007-03-01 Sandhu Gurtej S Integrated circuit inspection system
US7662648B2 (en) 2005-08-31 2010-02-16 Micron Technology, Inc. Integrated circuit inspection system
US8049514B2 (en) 2005-08-31 2011-11-01 Micron Technology, Inc. Integrated circuit inspection system
US20100141265A1 (en) * 2005-08-31 2010-06-10 Sandhu Gurtej S Integrated circuit inspection system
US8158525B2 (en) * 2009-02-26 2012-04-17 Fujifilm Corporation Plasma etching method and apparatus, and method of manufacturing liquid ejection head
US20100216260A1 (en) * 2009-02-26 2010-08-26 Shuji Takahashi Plasma etching method and apparatus, and method of manufacturing liquid ejection head
WO2016160434A1 (en) * 2015-03-27 2016-10-06 Sunpower Corporation Depth control for scribing semiconductor devices
US9960089B2 (en) 2015-04-03 2018-05-01 Varian Semiconductor Equipment Associates, Inc. Apparatus and method for endpoint detection
WO2016160288A1 (en) * 2015-04-03 2016-10-06 Varian Semiconductor Equipment Associates, Inc. Apparatus and method for endpoint detection
TWI681435B (en) * 2015-04-03 2020-01-01 美商瓦里安半導體設備公司 Apparatus to control processing conditions for substrate, processing apparatus and method of treating substrate
US10036064B2 (en) 2015-06-25 2018-07-31 Roswell Biotechnologies, Inc. Biomolecular sensors and methods
US11624725B2 (en) 2016-01-28 2023-04-11 Roswell Blotechnologies, Inc. Methods and apparatus for measuring analytes using polymerase in large scale molecular electronics sensor arrays
US11448639B2 (en) 2016-01-28 2022-09-20 Roswell Biotechnologies, Inc. Massively parallel DNA sequencing apparatus
US10712334B2 (en) 2016-01-28 2020-07-14 Roswell Biotechnologies, Inc. Massively parallel DNA sequencing apparatus
US11440003B2 (en) 2016-02-09 2022-09-13 Roswell Biotechnologies, Inc. Electronic label-free DNA and genome sequencing
US10737263B2 (en) 2016-02-09 2020-08-11 Roswell Biotechnologies, Inc. Electronic label-free DNA and genome sequencing
US10597767B2 (en) 2016-02-22 2020-03-24 Roswell Biotechnologies, Inc. Nanoparticle fabrication
WO2018022799A1 (en) * 2016-07-26 2018-02-01 Roswell Biotechnologies, Inc. Multi-electrode structures for molecular sensing devices and methods of making same
US10227694B2 (en) 2016-07-26 2019-03-12 Roswell Biotechnologies, Inc. Multi-electrode molecular sensing devices and methods of making the same
US10526696B2 (en) 2016-07-26 2020-01-07 Roswell Biotechnologies, Inc. Multi-electrode molecular sensing devices and methods of making the same
US10125420B2 (en) 2016-07-26 2018-11-13 Roswell Biotechnologies, Inc. Method of making multi-electrode molecular sensing devices
US10378103B2 (en) 2016-07-26 2019-08-13 Roswell Biotechnologies, Inc. Multi-electrode molecular sensing devices and methods of making the same
US10584410B2 (en) 2016-07-26 2020-03-10 Roswell Biotechnologies, Inc. Multi-electrode molecular sensing devices and methods of making the same
US10151722B2 (en) 2016-07-26 2018-12-11 Roswell Biotechnologies, Inc. Method of making a multi-electrode structure usable in molecular sensing devices
US10902939B2 (en) 2017-01-10 2021-01-26 Roswell Biotechnologies, Inc. Methods and systems for DNA data storage
US11656197B2 (en) 2017-01-19 2023-05-23 Roswell ME Inc. Solid state sequencing devices comprising two dimensional layer materials
US10913966B2 (en) 2017-04-25 2021-02-09 Roswell Biotechnologies, Inc. Enzymatic circuits for molecular sensors
US11268123B2 (en) 2017-04-25 2022-03-08 Roswell Biotechnologies, Inc. Enzymatic circuits for molecular sensors
US10508296B2 (en) 2017-04-25 2019-12-17 Roswell Biotechnologies, Inc. Enzymatic circuits for molecular sensors
US11143617B2 (en) 2017-05-09 2021-10-12 Roswell Biotechnologies, Inc. Binding probe circuits for molecular sensors
US10648941B2 (en) 2017-05-09 2020-05-12 Roswell Biotechnologies, Inc. Binding probe circuits for molecular sensors
US11371955B2 (en) 2017-08-30 2022-06-28 Roswell Biotechnologies, Inc. Processive enzyme molecular electronic sensors for DNA data storage
US11100404B2 (en) 2017-10-10 2021-08-24 Roswell Biotechnologies, Inc. Methods, apparatus and systems for amplification-free DNA data storage

Also Published As

Publication number Publication date
US6517669B2 (en) 2003-02-11
US6844205B2 (en) 2005-01-18
US20030089679A1 (en) 2003-05-15
US20020084253A1 (en) 2002-07-04

Similar Documents

Publication Publication Date Title
US6844205B2 (en) Apparatus and method of detecting endpoint of a dielectric etch
US6562187B2 (en) Methods and apparatus for determining an etch endpoint in a plasma processing system
US6232134B1 (en) Method and apparatus for monitoring wafer characteristics and/or semiconductor processing consistency using wafer charge distribution measurements
US5638006A (en) Method and apparatus for wafer level prediction of thin oxide reliability using differentially sized gate-like antennae
Notermans et al. Pitfalls when correlating TLP, HBM and MM testing
US6242934B1 (en) Background leakage zeroing by temperature and voltage dependence for IDDQ measurement and defect resolution
JP3185876B2 (en) Method for inspecting contact opening of semiconductor device
Alers et al. J-ramp on sub-3 nm dielectrics: noise as a breakdown criterion
EP0219266B1 (en) Method for evaluating the breakdown time of an insulating film
US20030006776A1 (en) Method and device for testing the ESD resistance of a semiconductor component
US4922205A (en) Apparatus for detecting contamination on probe surface
JP2003100832A (en) Method and program for inspecting semiconductor device
Winkler et al. E-beam probe station with integrated tool for electron beam induced etching
US6337218B1 (en) Method to test devices on high performance ULSI wafers
US7315974B2 (en) Method for detecting faults in electronic devices, based on quiescent current measurements
Pangal et al. Noninvasive measurement of charging in plasmas using microelectromechanical charge sensing devices
Lee et al. Comparison of CHARM-2 and surface potential measurement to monitor plasma induced gate oxide damage
EP1276144A2 (en) A method and apparatus for detecting breakdown in ultra thin dielectric layers.
EP1367403B1 (en) A method for detecting faults in electronic devices, based on quiescent current measurements
JP2002313729A (en) Method of monitoring plasma processor, plasma processing method and apparatus
JP3389052B2 (en) Partial discharge measurement method
KR950009873B1 (en) Circuit checking method for semiconductor
Gabriel Charge-buildup damage to gate oxide
Horner et al. Rapid detection of charging damage with non-contact electrical analysis
Ma et al. Sensitivity and limitations of plasma charging damage measurements using MOS capacitors structures

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION