US20030192574A1 - Method of reducing water spotting and oxide growth on a semiconductor structure - Google Patents

Method of reducing water spotting and oxide growth on a semiconductor structure Download PDF

Info

Publication number
US20030192574A1
US20030192574A1 US10/440,589 US44058903A US2003192574A1 US 20030192574 A1 US20030192574 A1 US 20030192574A1 US 44058903 A US44058903 A US 44058903A US 2003192574 A1 US2003192574 A1 US 2003192574A1
Authority
US
United States
Prior art keywords
semiconductor structure
water
treatment
treatment vessel
gas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/440,589
Inventor
Donald Yates
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/440,589 priority Critical patent/US20030192574A1/en
Publication of US20030192574A1 publication Critical patent/US20030192574A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67028Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
    • H01L21/67034Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for drying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02043Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02052Wet cleaning only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67028Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67028Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
    • H01L21/6704Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing
    • H01L21/67057Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like for wet cleaning or washing with the semiconductor substrates being dipped in baths or vessels
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S134/00Cleaning and liquid contact with solids
    • Y10S134/902Semiconductor wafer

Definitions

  • the present invention relates to drying semiconductor structures. More particularly, the present invention relates to the minimization of water spotting and of oxide growth that are experienced on semiconductor structures during chemical treatment steps, deionized (DI) water rinse steps, and drying steps. Examples of minimization of water spotting and of oxide growth are given for an HF rinse process in which the steps of DI water rinsing and drying are combined.
  • DI deionized
  • a semiconductor structure is typically transferred to a vessel for a DI water rinse and then to a dryer to be dried.
  • a chemical treatment such as an HF rinse cleaning
  • a semiconductor structure is typically transferred to a vessel for a DI water rinse and then to a dryer to be dried.
  • Si—H bonds a significant number of (Si) 2 ⁇ O bonds are changed to Si—H bonds. About ten to twenty percent of the changed bonds, however, are Si—F instead of the preferred Si—H.
  • Si—F bonds During the industry standard DI water rinse that follows most chemical treatments, the Si—F bonds in this example are easily washed off, and oxidation of semiconductor materials, such as silicon, occurs while transferring the semiconductor structure from a rinsing vessel to a drying vessel. Oxidation can occur both during the transfer to the drying vessel and while the semiconductor structure resides in the drying vessel prior to drying.
  • the Marangoni drying technique reduces water spotting that is incident to spin drying.
  • a chemically treated semiconductor structure is DI water rinsed, transferred to the Marangoni dryer, immersed in a DI water bath, and drawn through an isopropyl alcohol (IPA) layer that rests on the surface of the DI water bath.
  • IPA isopropyl alcohol
  • the forces that attract impurities to exposed hydrophobic semiconductor structure surfaces are balanced by the bulk of the water in the relatively pure DI water bath that tends to keep the impurities in solution.
  • the DI water and its impurities are entrained beneath the water-IPA interface while the semiconductor structure is drawn through the interface.
  • a Marangoni dryer may have moving parts, the function of which is to draw a wafer boat out of a DI water bath, the possibility of particulate contamination arises, which contamination is caused by abrasion of surfaces on the moving parts.
  • the present invention relates to a method of cleaning and drying semiconductor structures.
  • the present invention also relates to a method of using a conventional gas etch/rinse vessel, or a conventional dryer vessel.
  • the present invention also relates to an apparatus that accomplishes the inventive method.
  • the present invention reduces the likelihood of oxide contamination and the like, as well as the incidence of water spotting.
  • a semiconductor structure is placed into a first treatment vessel for a chemical treatment. Following the chemical treatment, the semiconductor structure is transferred directly from the first treatment vessel to a second treatment vessel. The semiconductor structure is rinsed with DI water in the second treatment vessel. Next, the second treatment vessel is flooded with DI water to form a DI water bath. The second treatment vessel may also be optionally flooded with a gas that is inert to the ambient, such as nitrogen, to form an inert atmosphere in the second treatment vessel.
  • the inert gas forming the inert atmosphere is intended herein to mean a gas that does not substantially react with or otherwise contaminate the semiconductor structure or the vessel in which the inert atmosphere is formed under the processing conditions set forth herein.
  • the inert atmosphere is maintained during rinsing. Following rinsing, a gaseous stream, such as nitrogen, that is laden with IPA vapor is fed into the second treatment vessel.
  • a layer of IPA has formed upon the surface of the DI water bath to form an IPA-DI water interface.
  • the semiconductor structure is drawn out of the DI water bath at a preferred rate that causes substantially all the DI water, and contaminants therein, to be entrained beneath the IPA-DI water interface.
  • a dry etch is performed.
  • the process of the second embodiment comprises first placing a semiconductor structure into a gas etch chamber. After placing a semiconductor structure into a gas etch chamber, the gas etch chamber is sealed and gas etching of the semiconductor structure commences. Following gas etching, the semiconductor structure is rinsed with DI water. After rinsing and an optional washing of the semiconductor structure in the gas etch chamber, the gas etch chamber is purged of any gas that is not inert to the semiconductor structure or to the gas etch chamber. The semiconductor structure is then submerged in DI water by flooding the gas etch chamber, wherein a surface of DI water forms above the semiconductor structure.
  • Nitrogen gas laden with IPA vapor is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water.
  • the gas etch chamber is drained by displacing the DI water bath with more IPA-laden nitrogen.
  • the IPA-DI water interface functions as a dynamic barrier to the DI water and substantially “wipes down” the semiconductor structure by substantially entraining the DI water, and contaminants therein, beneath the IPA.
  • a rinser is retrofitted with a lid and a fail-shut valve.
  • the process of chemical treatment is carried out conventionally, but DI water rinsing and drying both occur within the rinser.
  • IPA-laden nitrogen is fed into the rinser in a manner similar to the method of the second embodiment. Entrainment of substantially all DI water, and contaminants therein, beneath the IPA layer is accomplished by displacement of the last spray/dump DI water volume with an IPA-DI water interface as set forth above.
  • retrofitted rinsers include spray/dump rinsers, overflow rinsers, cascade rinsers, and Marangoni dryers that have been retrofitted with rinsing capabilities.
  • FIG. 1 is a cross-sectional elevational view of a glove valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention
  • FIG. 2 is a cross-sectional elevational view of a check valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention
  • FIG. 3 is a cross-sectional elevational view of a diaphragm valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention
  • FIG. 4 is an elevational side view of a treatment vessel used in the method of the present invention in which fail-shut valves or simple gate valves are used to allow draining of the treatment vessel according to the method of the present invention;
  • FIG. 5 is an elevational side view of a sealed overflow rinse vessel used in the present invention in which a vessel wall is illustrated as transparent;
  • FIG. 6 is an elevational side view of a sealed spray/dump rinse vessel used in the present invention in which a vessel wall is illustrated as transparent;
  • FIG. 7 is an elevational side view of a sealed cascade rinse vessel used in the present invention in which a vessel wall is illustrated as transparent;
  • FIG. 8 is an elevational side view of a sealed Marangoni dryer type rinse/dry vessel used in the present invention in which a vessel wall is illustrated as transparent.
  • the present invention relates to a method of cleaning and drying semiconductor structures.
  • the present invention also relates to a method of using a conventional gas etch/rinse vessel, or a conventional dryer, or a conventional rinser in conjunction with the inventive method.
  • the present invention also relates to an apparatus that accomplishes the inventive method.
  • the present invention reduces the likelihood of oxide contamination or the like, as well as the incidence of water spotting.
  • Rinsing by the method of the present invention is usually carried out with DI water.
  • Other rinsing solutions may be used such as aqueous hydrogen peroxide.
  • Drying by the method of the present invention comprises forming a substantially continuous layer of a drying liquid upon the upper surface of a DI water bath in which the semiconductor structure is submerged. Following formation of the substantially continuous layer of the drying liquid, the semiconductor structure is drawn through the substantially continuous layer of the drying liquid. Both the DI water and contaminants therein are entrained beneath the substantially continuous layer of the drying liquid in the DI water bath and are, therefore, substantially removed from the semiconductor structure.
  • the drying liquid comprises a volatile liquid such as IPA.
  • IPA a volatile liquid
  • Other drying liquids are contemplated to be, but need not be, derived from an anhydrous organic vapor, such as acetone, chloroform, methanol, carbon tetrachloride, benzene, ethanol, ethyl acetate, hexane, 1-propanol, and 2-propanol, and equivalents.
  • anhydrous organic liquids or the like may be used in the method of the present invention.
  • a water-miscible drying liquid such as IPA may be used, such liquids are preferred to be more volatile than the DI water used for rinsing, and such liquids are preferred in that they are not prone to cause deleterious chemical effects upon the semiconductor structure.
  • the method of the present invention comprises filling the rinsing vessel with a gas that will not react detrimentally with the semiconductor structure.
  • the gas preferably will be inert to both the semiconductor structure and to the rinsing vessel, such as nitrogen.
  • gases that may be used include all the noble gases, methane, ethane, and the like.
  • gases may include the drying liquid in vapor form.
  • the preferred gas, if a gas is used, is nitrogen.
  • a semiconductor structure is placed into a first treatment vessel and chemically treated.
  • Chemical treatment may be any number of treatments such as rinsing the semiconductor structure in an aqueous HF solution, performing an HF dry etch on the semiconductor structure, performing a buffered oxide etch on the semiconductor structure, performing a polysilicon etch on the semiconductor structure, other wet or dry etching processes, photoresist stripping, or RCA cleaning.
  • an HF rinse is carried out in which aqueous HF contacts the semiconductor structure and is optionally filtered and recirculated. The aqueous HF is discarded after a number of uses, depending upon the specific application.
  • a rinsing step is carried out usually by transferring the semiconductor structure to a second treatment vessel and performing a DI water rinse.
  • DI water rinsing vessels are known in the art such as a cascade rinser, an overflow rinser, a spray/dump rinser, a spin/rinse dryer, an etcher/rinser, and others.
  • the rinsing vessel is omitted.
  • the semiconductor structure is transferred directly from the first treatment vessel to a second treatment vessel, rinsed in the second treatment vessel, and then dried.
  • the semiconductor structure is transferred from an HF-last cleaning vessel to a Marangoni dryer that has been retrofitted with means for contacting the semiconductor structure with DI water, such as with spray nozzles for rinsing the semiconductor structure.
  • most of the hydrophobic surfaces of the semiconductor structure are hydrogen terminated, e.g. M-H, where M represents Si, Al, Al alloys, and other metals. About ten to twenty percent of the bonds, however, are M-F instead of the preferred M-H. Because significant oxidation occurs only after the rinsing, and because significant water spotting occurs only during spin drying or post-rinse (pre-dry) atmospheric exposure, exposing the semiconductor structure to the ambient by transferring it from an HF rinsing treatment vessel to a rinse/dry treatment vessel under conventional clean room conditions results in some contamination of the semiconductor structure. The inventive method, therefore, does not expose the semiconductor structure to ambient air after rinsing.
  • the second treatment vessel is flooded with an inert gas such as nitrogen to create an inert atmosphere, and the inert atmosphere is maintained during rinsing. Maintaining an inert atmosphere prevents unwanted oxidation caused by oxygen contact with freshly broken M-F bonds that occur during rinsing.
  • an inert gas such as nitrogen
  • the second treatment vessel is flooded with an anhydrous organic vapor such as with IPA vapor. Rinsing is carried out in such a way that the IPA vapor is not substantially flushed from the second treatment vessel.
  • Rinsing is commenced within the second treatment vessel. Following appropriate rinsing, the second treatment vessel is optionally cleaned and a DI water bath is formed in the second treatment vessel. A nitrogen stream that is laden with IPA vapor is fed into the second treatment vessel. Alternatively, an IPA stream with no nitrogen or other inert gas acting as a carrier is fed to the second treatment vessel. After a preferred period of time, a layer of IPA has formed upon the surface of the DI water bath to form an IPA-DI water interface.
  • the semiconductor structure When a sufficient layer of IPA vapor has formed upon the surface of the DI water bath, the semiconductor structure is drawn out of the DI water bath at a rate that allows substantially all DI water, and contaminants therein, on the semiconductor structure to be entrained beneath the IPA-DI water interface. Impurities in the DI water bath are substantially all retained in the DI water bath as the semiconductor structure is drawn through the IPA-DI water interface.
  • the chemical treatment is an HF gas etch, by way of non-limiting example.
  • Other etching may be carried out, such as wet or dry etching.
  • DI water rinse followed by drying is carried out.
  • Single-chamber HF gas etching may be done, or multiple-chamber etching may be done by using an apparatus such as that described in U.S. Pat. No. 5,089,084 issued to Chhabra et al., the disclosure of which is incorporated herein by specific reference.
  • the process of the second embodiment comprises first placing a semiconductor structure into a gas etch chamber.
  • the gas etch chamber is sealed and gas etching of the semiconductor structure commences.
  • the semiconductor structure is rinsed with DI water in an inert atmosphere and optionally washed in the gas etch chamber.
  • the semiconductor structure is then submerged in DI water by flooding the gas etch chamber with DI water, wherein a surface of DI water forms above the semiconductor structure.
  • An inert carrier gas such as nitrogen gas laden with IPA vapor, is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water.
  • an IPA vapor without an inert carrier gas is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water.
  • the gas etch chamber is drained by displacing the DI water bath with more IPA-laden nitrogen, by more IPA alone, or by nitrogen alone, whereby the IPA layer entrains the DI water, and contaminants therein, beneath itself while the DI water is draining or being displaced.
  • the method of draining the gas etch chamber by displacing the DI water bath with a gas or a vapor, or both can be accomplished by installing an effluent valve, as seen in FIGS. 1 - 3 , in the gas etch chamber at a level below the lowest portion of the semiconductor structure.
  • a preferred valve is one that is fail-shut, but that opens by sufficient positive pressure on the gas etch chamber side of the valve.
  • a glove valve 10 is installed within an effluent pipe 12 that can be installed in a gas etch chamber according to the second embodiment of the present invention.
  • Glove valve 10 comprises a stopper 14 that is part of a valve housing 26 that is part of effluent pipe 12 .
  • Stopper 14 is attached to a valve shaft 16 that moves in directions V.
  • Valve shaft 16 may be attached to a spring or some other device that provides stopper 14 with a selected resistance against allowing an effluent flow F therethrough.
  • the selected resistance can be chosen depending upon the specific application.
  • a preferred IPA-DI water interface thickness is selected to optimize entrainment beneath the IPA-DI water interface of all dissolved impurities contained within the DI water bath.
  • a selected resistance is set to resist movement of valve shaft 16 caused by pressure against the gas etch chamber side of stopper 14 . The selected resistance allows a specific pressure within the gas etch chamber, such that the IPA-DI water interface will have a preferred thickness, and such that displacement of the DI water bath is accomplished only by further feeding of the gases, such as IPA-laden nitrogen, IPA alone, or nitrogen alone, to the gas etch chamber.
  • FIG. 2 Another valve scheme, seen in FIG. 2, includes a check valve 18 that comprises a ball 28 that rests in a fail-shut mode against a sphere-contoured valve seat 20 .
  • check valve 18 is that no moving part must breach valve housing 26 , such as is seen in FIG. 1 where valve shaft 16 is required for a glove valve or a diaphragm valve. With no breach of valve housing 26 , the possibility of abraded parts caused by dynamic frictional contact of valve shaft 16 against valve housing 26 is eliminated.
  • Check valve 18 can be configured within valve housing 26 such that a selected clearance 22 limits how high ball 28 of check valve 18 may rise and, therefore, how large an effluent opening allows effluent flow F to pass through. It can be seen in FIG. 2 that clearance 22 could be configured to allow ball 28 of check valve 18 to move less than one diameter thereof, or to move greater than one diameter thereof. It will be appreciated by one of ordinary skill in the art that using the present disclosure as a guide, clearance 22 may be adjusted within a single valve housing by placing a screw or piston above ball 28 of check valve 18 to adjustably limit its upward motion.
  • valve housing 26 for check valve 18 may be unadjustable.
  • valve housing 26 for check valve 18 may have an adjustable clearance 22 .
  • Diaphragm valve 30 comprises a flexible diaphragm 24 that is connected to valve shaft 16 similarly to glove valve 10 . It can be appreciated by one of ordinary skill in the art that the function of the valves illustrated in FIGS. 1 - 3 can also be accomplished by a simple goose neck, wherein the height of the goose neck may be selected to allow pressures that optimize the IPA-DI water interface or other processing parameters as the gas etch chamber is drained.
  • the process of entraining DI water and thereby substantially removing DI water, and contaminants therein, from the semiconductor structure by the method of the present invention may be accomplished in the second embodiment by a rapid displacement of the DI water bath such that the IPA layer “wipes down” the semiconductor structure in a substantially continuous stroke.
  • a rapid displacement may be accomplished, for example, by pushing IPA-laden nitrogen from a piston that displaces a volume approximately equal to the volume of the gas etch chamber.
  • IPA-laden nitrogen may be fed to the gas etch chamber by conventionally used equipment and methods such as those used in a STEAG® Marangoni dryer.
  • a third embodiment of the present invention comprises a retrofitted spray/dump rinser with a rinser-sealable lid 54 and a valve 34 such as those depicted in FIGS. 4 - 6 .
  • the process of chemical treatment is carried out conventionally, but DI water rinsing and drying both occur within the rinser.
  • IPA-laden nitrogen or the like is fed into the rinser in a manner similar to the method of the second invention. Removal of DI water from the semiconductor structure comprises displacement of the last spray/dump DI water volume by forming an IPA-DI water interface as set forth above.
  • FIG. 5 illustrates an elevational side view of an overflow rinser 40 that has been retrofitted with a lid 54 , a vapor-gas inlet 52 , a semiconductor structure holder 50 , and at least one, fail-shut valve 34 or a goose neck.
  • IPA-DI water interface across a semiconductor structure 56
  • IPA-laden nitrogen gas or the like is fed through vapor-gas inlet 52 while influent DI water that normally enters from below overflow rinser 40 is shut off.
  • FIG. 6 illustrates an elevational side view of a retrofitted cascade rinser 42 in which semiconductor structure 56 is substantially batch treated instead of counter-current treated. Influent DI water flows in the direction F and spills over weirs 48 . After sufficient rinsing, such that semiconductor structure 56 contacted with the DI water that is about to exit cascade rinser 42 is substantially as thoroughly rinsed as semiconductor structure 56 contacted with the first influent DI water, influent DI water is shut off and IPA-laden nitrogen gas or the like is fed through vapor-gas inlet 52 . Fail-shut valves 34 are opened and the pressure of influent IPA-laden nitrogen gas that is fed through vapor-gas inlet 52 displaces all DI water contained within cascade rinser 42 .
  • Draining each stage in cascade rinser 42 may require that fail-shut valve 34 in the deepest stage be opened first. DI water then drains from the deepest stage until the DI water depth in the deepest stage matches that of the next deepest stage, at which point fail-shut valve 34 in that stage opens, and so forth for each stage.
  • Another method of assuring uniform draining of each stage relative to semiconductor structures 56 is to set semiconductor structures 56 upon racks (not shown). By placing semiconductor structures 56 upon racks, the semiconductor structure 56 in the deepest stage will have completely surfaced before all DI water has exited from the shallowest stage.
  • FIG. 7 illustrates an elevational side view of a spray/dump rinser 38 that has been retrofitted with sealable lid 54 and vapor-gas inlet 52 .
  • the normal spray/dump cycle is carried out in an inert atmosphere that may be supplied through vapor-gas inlet 52 .
  • the final flooding of spray/dump rinser 38 comprises forming an IPA layer upon the DI water bath and either drawing semiconductor structure 56 through the IPA surface or draining the DI water bath as set forth above such that the IPA surface passes across semiconductor structure 56 .
  • FIG. 8 illustrates an elevational side view of a Marangoni type dryer 46 in which semiconductor structures 56 are held in semiconductor structure holder 50 .
  • rinsing is carried out within Marangoni type dryer 46 in an inert atmosphere.
  • the method concludes by drawing semiconductor structure 56 through an IPA layer 58 , or by draining the DI water bath such that IPA layer 58 passes across semiconductor structure 56 .
  • the DI water bath, and contaminants therein are entrained beneath IPA layer 58 such that substantially all DI water is removed from semiconductor structure 56 .

Abstract

The present invention relates to a method of cleaning and drying a semiconductor structure in a modified conventional gas etch/rinse or dryer.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of application Ser. No. 09/845,692, filed Apr. 30, 2001, pending, which is a divisional of application Ser. No. 09/427,920, filed Oct. 27, 1999, pending, which is a divisional of application Ser. No. 08/814,900, filed Mar. 12, 1997, now U.S. Pat. No. 6,350,322, issued Feb. 26, 2002.[0001]
  • BACKGROUND OF THE INVENTION
  • Field of the Invention: The present invention relates to drying semiconductor structures. More particularly, the present invention relates to the minimization of water spotting and of oxide growth that are experienced on semiconductor structures during chemical treatment steps, deionized (DI) water rinse steps, and drying steps. Examples of minimization of water spotting and of oxide growth are given for an HF rinse process in which the steps of DI water rinsing and drying are combined. [0002]
  • State of the Art: Producing a substantially impurity-free semiconductor structure is an ongoing challenge during fabrication of operable integrated circuits and other microelectronic devices. During fabrication, several operations are completed with a chemical treatment such as a polysilicon etching, a photoresist stripping, an RCA cleaning, or a buffered oxide etching (BOE). Following a chemical treatment, rinsing the structure to remove treatment chemicals is required. [0003]
  • Following a chemical treatment such as an HF rinse cleaning, a semiconductor structure is typically transferred to a vessel for a DI water rinse and then to a dryer to be dried. With each transfer of the semiconductor structure during fabrication between processing vessels, the possibility of contamination increases and, with that, also the likelihood of lower process yield. In chemical treatments of semiconductor structures that result in exposed hydrophobic surfaces, the possibility of oxidation and particle contamination is high. [0004]
  • During an HF-last rinse of a semiconductor structure with exposed silicon, for example, a significant number of (Si)[0005] 2═O bonds are changed to Si—H bonds. About ten to twenty percent of the changed bonds, however, are Si—F instead of the preferred Si—H. During the industry standard DI water rinse that follows most chemical treatments, the Si—F bonds in this example are easily washed off, and oxidation of semiconductor materials, such as silicon, occurs while transferring the semiconductor structure from a rinsing vessel to a drying vessel. Oxidation can occur both during the transfer to the drying vessel and while the semiconductor structure resides in the drying vessel prior to drying.
  • Before the semiconductor device is moved to the next fabrication phase, substantially complete drying must be accomplished because any water that remains on the surface of a semiconductor structure has the potential of interfering with subsequent processing. Drying can be accomplished in spin-rinse dryers (SRDs), Marangoni dryers, axial dryers and others used in the art. [0006]
  • Various drying techniques such as spin drying also cause water spotting. During spin drying, water spotting droplet tracks are left on the hydrophobic faces of the semiconductor structures. These water spotting tracks are formed from slight impurities contained in the DI water droplets. Water spotting is caused due to the hydrophobic nature of the cleaned silicon and other surfaces such as metallization lines. [0007]
  • As DI water is spun off from the hydrophobic face of a semiconductor structure, water droplet size decreases. Any portion of the DI water droplet that is not pure water is attracted to the hydrophobic surfaces of the semiconductor structure, while the water portion is repelled. Because the water droplets become exceedingly small, dissolved impurities are more strongly attracted to the hydrophobic surfaces of the semiconductor structure than they are to remaining in solution within the water droplet. [0008]
  • The Marangoni drying technique reduces water spotting that is incident to spin drying. In the Marangoni drying technique, a chemically treated semiconductor structure is DI water rinsed, transferred to the Marangoni dryer, immersed in a DI water bath, and drawn through an isopropyl alcohol (IPA) layer that rests on the surface of the DI water bath. In the Marangoni technique, the forces that attract impurities to exposed hydrophobic semiconductor structure surfaces are balanced by the bulk of the water in the relatively pure DI water bath that tends to keep the impurities in solution. When employing the Marangoni drying technique, the DI water and its impurities are entrained beneath the water-IPA interface while the semiconductor structure is drawn through the interface. [0009]
  • Marangoni drying reduces water spotting, but it does not ameliorate oxidative contamination that occurs upon a semiconductor structure during transfer of the semiconductor structure from the DI water rinsing vessel to the dryer. Thus, elimination of the deleterious effects of water spotting may be overshadowed by contamination of the semiconductor structure experienced simply during transfer from one vessel to another. [0010]
  • Because a Marangoni dryer may have moving parts, the function of which is to draw a wafer boat out of a DI water bath, the possibility of particulate contamination arises, which contamination is caused by abrasion of surfaces on the moving parts. [0011]
  • What is needed is a method of rinsing and drying semiconductor structures, particularly hydrophobic semiconductor structures, in such a way as to substantially eliminate oxide contamination incident to semiconductor structure transfer from vessel to vessel and by water spotting incident to spin drying. What is also needed is a device that will accomplish the inventive method while simplifying the Marangoni technique and equipment. [0012]
  • BRIEF SUMMARY OF THE INVENTION
  • The present invention relates to a method of cleaning and drying semiconductor structures. The present invention also relates to a method of using a conventional gas etch/rinse vessel, or a conventional dryer vessel. The present invention also relates to an apparatus that accomplishes the inventive method. The present invention reduces the likelihood of oxide contamination and the like, as well as the incidence of water spotting. [0013]
  • In a first embodiment of the present invention, a semiconductor structure is placed into a first treatment vessel for a chemical treatment. Following the chemical treatment, the semiconductor structure is transferred directly from the first treatment vessel to a second treatment vessel. The semiconductor structure is rinsed with DI water in the second treatment vessel. Next, the second treatment vessel is flooded with DI water to form a DI water bath. The second treatment vessel may also be optionally flooded with a gas that is inert to the ambient, such as nitrogen, to form an inert atmosphere in the second treatment vessel. The inert gas forming the inert atmosphere is intended herein to mean a gas that does not substantially react with or otherwise contaminate the semiconductor structure or the vessel in which the inert atmosphere is formed under the processing conditions set forth herein. The inert atmosphere is maintained during rinsing. Following rinsing, a gaseous stream, such as nitrogen, that is laden with IPA vapor is fed into the second treatment vessel. [0014]
  • After a selected period of time, a layer of IPA has formed upon the surface of the DI water bath to form an IPA-DI water interface. The semiconductor structure is drawn out of the DI water bath at a preferred rate that causes substantially all the DI water, and contaminants therein, to be entrained beneath the IPA-DI water interface. [0015]
  • In a second embodiment of the present invention, a dry etch is performed. The process of the second embodiment comprises first placing a semiconductor structure into a gas etch chamber. After placing a semiconductor structure into a gas etch chamber, the gas etch chamber is sealed and gas etching of the semiconductor structure commences. Following gas etching, the semiconductor structure is rinsed with DI water. After rinsing and an optional washing of the semiconductor structure in the gas etch chamber, the gas etch chamber is purged of any gas that is not inert to the semiconductor structure or to the gas etch chamber. The semiconductor structure is then submerged in DI water by flooding the gas etch chamber, wherein a surface of DI water forms above the semiconductor structure. Nitrogen gas laden with IPA vapor is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water. Finally, the gas etch chamber is drained by displacing the DI water bath with more IPA-laden nitrogen. As the gas etch chamber is drained at a preferred rate, the IPA-DI water interface functions as a dynamic barrier to the DI water and substantially “wipes down” the semiconductor structure by substantially entraining the DI water, and contaminants therein, beneath the IPA. [0016]
  • In a third embodiment of the present invention, a rinser is retrofitted with a lid and a fail-shut valve. In the third embodiment, the process of chemical treatment is carried out conventionally, but DI water rinsing and drying both occur within the rinser. Following sufficient rinse cycles, IPA-laden nitrogen is fed into the rinser in a manner similar to the method of the second embodiment. Entrainment of substantially all DI water, and contaminants therein, beneath the IPA layer is accomplished by displacement of the last spray/dump DI water volume with an IPA-DI water interface as set forth above. In this embodiment, retrofitted rinsers include spray/dump rinsers, overflow rinsers, cascade rinsers, and Marangoni dryers that have been retrofitted with rinsing capabilities. [0017]
  • These and other features of the present invention will become more fully apparent from the following description and appended claims, or may be learned by the practice of the invention as set forth hereinafter.[0018]
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • In order to obtain the above-recited and other advantages of the invention, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not, therefore, to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which: [0019]
  • FIG. 1 is a cross-sectional elevational view of a glove valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention; [0020]
  • FIG. 2 is a cross-sectional elevational view of a check valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention; [0021]
  • FIG. 3 is a cross-sectional elevational view of a diaphragm valve that can be installed in a Marangoni dryer, a spray/dump rinser, and other wet processing vessels in order to practice the method of the present invention; [0022]
  • FIG. 4 is an elevational side view of a treatment vessel used in the method of the present invention in which fail-shut valves or simple gate valves are used to allow draining of the treatment vessel according to the method of the present invention; [0023]
  • FIG. 5 is an elevational side view of a sealed overflow rinse vessel used in the present invention in which a vessel wall is illustrated as transparent; [0024]
  • FIG. 6 is an elevational side view of a sealed spray/dump rinse vessel used in the present invention in which a vessel wall is illustrated as transparent; [0025]
  • FIG. 7 is an elevational side view of a sealed cascade rinse vessel used in the present invention in which a vessel wall is illustrated as transparent; and [0026]
  • FIG. 8 is an elevational side view of a sealed Marangoni dryer type rinse/dry vessel used in the present invention in which a vessel wall is illustrated as transparent.[0027]
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention relates to a method of cleaning and drying semiconductor structures. The present invention also relates to a method of using a conventional gas etch/rinse vessel, or a conventional dryer, or a conventional rinser in conjunction with the inventive method. The present invention also relates to an apparatus that accomplishes the inventive method. The present invention reduces the likelihood of oxide contamination or the like, as well as the incidence of water spotting. [0028]
  • Rinsing by the method of the present invention is usually carried out with DI water. Other rinsing solutions may be used such as aqueous hydrogen peroxide. Drying by the method of the present invention comprises forming a substantially continuous layer of a drying liquid upon the upper surface of a DI water bath in which the semiconductor structure is submerged. Following formation of the substantially continuous layer of the drying liquid, the semiconductor structure is drawn through the substantially continuous layer of the drying liquid. Both the DI water and contaminants therein are entrained beneath the substantially continuous layer of the drying liquid in the DI water bath and are, therefore, substantially removed from the semiconductor structure. [0029]
  • The drying liquid comprises a volatile liquid such as IPA. Other drying liquids are contemplated to be, but need not be, derived from an anhydrous organic vapor, such as acetone, chloroform, methanol, carbon tetrachloride, benzene, ethanol, ethyl acetate, hexane, 1-propanol, and 2-propanol, and equivalents. By reading the disclosure of the present invention and by practicing the present invention, one of ordinary skill in the art will recognize that anhydrous organic liquids or the like may be used in the method of the present invention. The skilled practitioner will recognize that, although a water-miscible drying liquid such as IPA may be used, such liquids are preferred to be more volatile than the DI water used for rinsing, and such liquids are preferred in that they are not prone to cause deleterious chemical effects upon the semiconductor structure. [0030]
  • In order to avoid unwanted oxidation or other contamination incident to ambient air exposure that may occur during and after rinsing, the method of the present invention comprises filling the rinsing vessel with a gas that will not react detrimentally with the semiconductor structure. The gas preferably will be inert to both the semiconductor structure and to the rinsing vessel, such as nitrogen. Other gases that may be used include all the noble gases, methane, ethane, and the like. Other gases may include the drying liquid in vapor form. The preferred gas, if a gas is used, is nitrogen. [0031]
  • In a first embodiment of the present invention, a semiconductor structure is placed into a first treatment vessel and chemically treated. Chemical treatment may be any number of treatments such as rinsing the semiconductor structure in an aqueous HF solution, performing an HF dry etch on the semiconductor structure, performing a buffered oxide etch on the semiconductor structure, performing a polysilicon etch on the semiconductor structure, other wet or dry etching processes, photoresist stripping, or RCA cleaning. In an example of the first embodiment, an HF rinse is carried out in which aqueous HF contacts the semiconductor structure and is optionally filtered and recirculated. The aqueous HF is discarded after a number of uses, depending upon the specific application. [0032]
  • Following the chemical treatment step, a rinsing step is carried out usually by transferring the semiconductor structure to a second treatment vessel and performing a DI water rinse. DI water rinsing vessels are known in the art such as a cascade rinser, an overflow rinser, a spray/dump rinser, a spin/rinse dryer, an etcher/rinser, and others. In the first embodiment of the present invention, the rinsing vessel is omitted. The semiconductor structure is transferred directly from the first treatment vessel to a second treatment vessel, rinsed in the second treatment vessel, and then dried. In this first embodiment of the present invention, the semiconductor structure is transferred from an HF-last cleaning vessel to a Marangoni dryer that has been retrofitted with means for contacting the semiconductor structure with DI water, such as with spray nozzles for rinsing the semiconductor structure. [0033]
  • In the first example of the first embodiment of the present invention, most of the hydrophobic surfaces of the semiconductor structure are hydrogen terminated, e.g. M-H, where M represents Si, Al, Al alloys, and other metals. About ten to twenty percent of the bonds, however, are M-F instead of the preferred M-H. Because significant oxidation occurs only after the rinsing, and because significant water spotting occurs only during spin drying or post-rinse (pre-dry) atmospheric exposure, exposing the semiconductor structure to the ambient by transferring it from an HF rinsing treatment vessel to a rinse/dry treatment vessel under conventional clean room conditions results in some contamination of the semiconductor structure. The inventive method, therefore, does not expose the semiconductor structure to ambient air after rinsing. [0034]
  • The second treatment vessel is flooded with an inert gas such as nitrogen to create an inert atmosphere, and the inert atmosphere is maintained during rinsing. Maintaining an inert atmosphere prevents unwanted oxidation caused by oxygen contact with freshly broken M-F bonds that occur during rinsing. Alternatively, no inert gas per se is used, but rather the second treatment vessel is flooded with an anhydrous organic vapor such as with IPA vapor. Rinsing is carried out in such a way that the IPA vapor is not substantially flushed from the second treatment vessel. [0035]
  • Rinsing is commenced within the second treatment vessel. Following appropriate rinsing, the second treatment vessel is optionally cleaned and a DI water bath is formed in the second treatment vessel. A nitrogen stream that is laden with IPA vapor is fed into the second treatment vessel. Alternatively, an IPA stream with no nitrogen or other inert gas acting as a carrier is fed to the second treatment vessel. After a preferred period of time, a layer of IPA has formed upon the surface of the DI water bath to form an IPA-DI water interface. When a sufficient layer of IPA vapor has formed upon the surface of the DI water bath, the semiconductor structure is drawn out of the DI water bath at a rate that allows substantially all DI water, and contaminants therein, on the semiconductor structure to be entrained beneath the IPA-DI water interface. Impurities in the DI water bath are substantially all retained in the DI water bath as the semiconductor structure is drawn through the IPA-DI water interface. By this method, unwanted oxidation incident to ambient exposure of the semiconductor structure is minimized, and unwanted water spotting incident to spin drying and to post-rinse atmospheric exposure is eliminated. [0036]
  • In a second embodiment of the present invention, the chemical treatment is an HF gas etch, by way of non-limiting example. Other etching may be carried out, such as wet or dry etching. Following the chemical treatment, a DI water rinse followed by drying is carried out. Single-chamber HF gas etching may be done, or multiple-chamber etching may be done by using an apparatus such as that described in U.S. Pat. No. 5,089,084 issued to Chhabra et al., the disclosure of which is incorporated herein by specific reference. [0037]
  • The process of the second embodiment comprises first placing a semiconductor structure into a gas etch chamber. The gas etch chamber is sealed and gas etching of the semiconductor structure commences. Following gas etching, the semiconductor structure is rinsed with DI water in an inert atmosphere and optionally washed in the gas etch chamber. The semiconductor structure is then submerged in DI water by flooding the gas etch chamber with DI water, wherein a surface of DI water forms above the semiconductor structure. An inert carrier gas, such as nitrogen gas laden with IPA vapor, is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water. Alternatively, an IPA vapor without an inert carrier gas is introduced into the gas etch chamber to form an IPA-DI water interface upon the surface of the DI water. Finally, the gas etch chamber is drained by displacing the DI water bath with more IPA-laden nitrogen, by more IPA alone, or by nitrogen alone, whereby the IPA layer entrains the DI water, and contaminants therein, beneath itself while the DI water is draining or being displaced. [0038]
  • The method of draining the gas etch chamber by displacing the DI water bath with a gas or a vapor, or both, can be accomplished by installing an effluent valve, as seen in FIGS. [0039] 1-3, in the gas etch chamber at a level below the lowest portion of the semiconductor structure. A preferred valve is one that is fail-shut, but that opens by sufficient positive pressure on the gas etch chamber side of the valve. In FIG. 1, a glove valve 10 is installed within an effluent pipe 12 that can be installed in a gas etch chamber according to the second embodiment of the present invention. Glove valve 10 comprises a stopper 14 that is part of a valve housing 26 that is part of effluent pipe 12. Stopper 14 is attached to a valve shaft 16 that moves in directions V. Valve shaft 16 may be attached to a spring or some other device that provides stopper 14 with a selected resistance against allowing an effluent flow F therethrough. The selected resistance can be chosen depending upon the specific application.
  • In an example of the second embodiment of the present invention, a preferred IPA-DI water interface thickness is selected to optimize entrainment beneath the IPA-DI water interface of all dissolved impurities contained within the DI water bath. A selected resistance is set to resist movement of [0040] valve shaft 16 caused by pressure against the gas etch chamber side of stopper 14. The selected resistance allows a specific pressure within the gas etch chamber, such that the IPA-DI water interface will have a preferred thickness, and such that displacement of the DI water bath is accomplished only by further feeding of the gases, such as IPA-laden nitrogen, IPA alone, or nitrogen alone, to the gas etch chamber.
  • Another valve scheme, seen in FIG. 2, includes a [0041] check valve 18 that comprises a ball 28 that rests in a fail-shut mode against a sphere-contoured valve seat 20. One advantage of check valve 18 is that no moving part must breach valve housing 26, such as is seen in FIG. 1 where valve shaft 16 is required for a glove valve or a diaphragm valve. With no breach of valve housing 26, the possibility of abraded parts caused by dynamic frictional contact of valve shaft 16 against valve housing 26 is eliminated.
  • [0042] Check valve 18 can be configured within valve housing 26 such that a selected clearance 22 limits how high ball 28 of check valve 18 may rise and, therefore, how large an effluent opening allows effluent flow F to pass through. It can be seen in FIG. 2 that clearance 22 could be configured to allow ball 28 of check valve 18 to move less than one diameter thereof, or to move greater than one diameter thereof. It will be appreciated by one of ordinary skill in the art that using the present disclosure as a guide, clearance 22 may be adjusted within a single valve housing by placing a screw or piston above ball 28 of check valve 18 to adjustably limit its upward motion.
  • Thus, for a process that merits well-defined process parameters and that is part of a high-volume fabrication, [0043] clearance 22 of valve housing 26 for check valve 18 may be unadjustable. On the other hand, for an apparatus that is used for various processes that require selected dissimilar conditions, valve housing 26 for check valve 18 may have an adjustable clearance 22.
  • Another valve scheme is a [0044] diaphragm valve 30 illustrated in FIG. 3. Diaphragm valve 30 comprises a flexible diaphragm 24 that is connected to valve shaft 16 similarly to glove valve 10. It can be appreciated by one of ordinary skill in the art that the function of the valves illustrated in FIGS. 1-3 can also be accomplished by a simple goose neck, wherein the height of the goose neck may be selected to allow pressures that optimize the IPA-DI water interface or other processing parameters as the gas etch chamber is drained.
  • The process of entraining DI water and thereby substantially removing DI water, and contaminants therein, from the semiconductor structure by the method of the present invention may be accomplished in the second embodiment by a rapid displacement of the DI water bath such that the IPA layer “wipes down” the semiconductor structure in a substantially continuous stroke. A rapid displacement may be accomplished, for example, by pushing IPA-laden nitrogen from a piston that displaces a volume approximately equal to the volume of the gas etch chamber. [0045]
  • Where a rapid displacement of the DI water bath from the gas etch chamber is not a preferred variation of draining the gas etch chamber, IPA-laden nitrogen may be fed to the gas etch chamber by conventionally used equipment and methods such as those used in a STEAG® Marangoni dryer. [0046]
  • A third embodiment of the present invention comprises a retrofitted spray/dump rinser with a rinser-[0047] sealable lid 54 and a valve 34 such as those depicted in FIGS. 4-6. In the third embodiment, the process of chemical treatment is carried out conventionally, but DI water rinsing and drying both occur within the rinser. Following sufficient spray/dump cycles, IPA-laden nitrogen or the like is fed into the rinser in a manner similar to the method of the second invention. Removal of DI water from the semiconductor structure comprises displacement of the last spray/dump DI water volume by forming an IPA-DI water interface as set forth above.
  • The artisan will appreciate that other rinsers may be retrofitted to practice the method of the present invention. For example, an overflow rinser or a cascade rinser may be retrofitted, as well as spinner rinser/dryers. FIG. 5 illustrates an elevational side view of an [0048] overflow rinser 40 that has been retrofitted with a lid 54, a vapor-gas inlet 52, a semiconductor structure holder 50, and at least one, fail-shut valve 34 or a goose neck. During the process of passing an IPA-DI water interface across a semiconductor structure 56, IPA-laden nitrogen gas or the like is fed through vapor-gas inlet 52 while influent DI water that normally enters from below overflow rinser 40 is shut off.
  • FIG. 6 illustrates an elevational side view of a retrofitted [0049] cascade rinser 42 in which semiconductor structure 56 is substantially batch treated instead of counter-current treated. Influent DI water flows in the direction F and spills over weirs 48. After sufficient rinsing, such that semiconductor structure 56 contacted with the DI water that is about to exit cascade rinser 42 is substantially as thoroughly rinsed as semiconductor structure 56 contacted with the first influent DI water, influent DI water is shut off and IPA-laden nitrogen gas or the like is fed through vapor-gas inlet 52. Fail-shut valves 34 are opened and the pressure of influent IPA-laden nitrogen gas that is fed through vapor-gas inlet 52 displaces all DI water contained within cascade rinser 42.
  • Draining each stage in [0050] cascade rinser 42 may require that fail-shut valve 34 in the deepest stage be opened first. DI water then drains from the deepest stage until the DI water depth in the deepest stage matches that of the next deepest stage, at which point fail-shut valve 34 in that stage opens, and so forth for each stage.
  • Another method of assuring uniform draining of each stage relative to [0051] semiconductor structures 56 is to set semiconductor structures 56 upon racks (not shown). By placing semiconductor structures 56 upon racks, the semiconductor structure 56 in the deepest stage will have completely surfaced before all DI water has exited from the shallowest stage.
  • FIG. 7 illustrates an elevational side view of a spray/dump [0052] rinser 38 that has been retrofitted with sealable lid 54 and vapor-gas inlet 52. In the method of the present invention, the normal spray/dump cycle is carried out in an inert atmosphere that may be supplied through vapor-gas inlet 52. The final flooding of spray/dump rinser 38 comprises forming an IPA layer upon the DI water bath and either drawing semiconductor structure 56 through the IPA surface or draining the DI water bath as set forth above such that the IPA surface passes across semiconductor structure 56.
  • FIG. 8 illustrates an elevational side view of a [0053] Marangoni type dryer 46 in which semiconductor structures 56 are held in semiconductor structure holder 50. In the method of the present invention, rinsing is carried out within Marangoni type dryer 46 in an inert atmosphere. The method concludes by drawing semiconductor structure 56 through an IPA layer 58, or by draining the DI water bath such that IPA layer 58 passes across semiconductor structure 56. As semiconductor structure 56 and IPA layer 58 pass each other, the DI water bath, and contaminants therein, are entrained beneath IPA layer 58 such that substantially all DI water is removed from semiconductor structure 56.
  • The present invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims and their combination in whole or in part rather than by the foregoing description. All changes that come within the meaning and range of equivalency of the claims are to be embraced within their scope. [0054]

Claims (20)

What is claimed is:
1. A method of treating a semiconductor structure in a single treatment vessel, comprising:
providing a treatment vessel;
performing a first treatment upon said semiconductor structure in a first portion of the treatment vessel;
rinsing said semiconductor structure in a second portion of the treatment vessel; and
drying said semiconductor structure in the second portion of the treatment vessel.
2. The method of claim 1, wherein the first treatment comprises a chemical treatment.
3. The method of claim 1, wherein the first treatment comprises a chemical process treatment selected from the group consisting of rinsing said semiconductor structure in an aqueous HF solution, performing an HF dry etch on said semiconductor structure, performing a buffered oxide etch on said semiconductor structure, and performing a polysilicon etch on said semiconductor structure.
4. The method of claim 1, further comprising:
injecting a first gas that is inert to said semiconductor structure into the second portion of the treatment vessel.
5. The method of claim 4, wherein the step of rinsing said semiconductor structure includes:
rinsing said semiconductor structure with deionized water in the presence of the first gas.
6. The method of claim 5, further comprising:
submerging said semiconductor structure in a deionized water bath in the second portion of the treatment vessel.
7. The method of claim 4, wherein the first gas includes nitrogen.
8. The method of claim 5, further comprising:
forming a liquid layer on a surface of the deionized water bath in the second portion of the treatment vessel.
9. The method of claim 5, wherein the first gas includes isopropyl alcohol.
10. The method of claim 5, wherein the first gas includes isopropyl alcohol in a nitrogen carrier.
11. The method of claim 6, further comprising:
separating said semiconductor structure from the deionized water bath.
12. The method of claim 11, wherein the step of separating said semiconductor structure from the deionized water bath comprises drawing said semiconductor structure from the deionized water bath.
13. The method of claim 11, wherein the step of separating said semiconductor structure from the deionized water bath comprises draining the deionized water bath from the treatment vessel.
14. The method of claim 13, wherein the draining of the deionized water bath from the treatment vessel includes purging the second portion of the treatment vessel with an anhydrous organic liquid in an inert gas carrier.
15. A method of treating a semiconductor structure in a first portion and a second portion of a single treatment vessel, comprising:
performing a first treatment upon said semiconductor structure in a first portion of the treatment vessel;
rinsing said semiconductor structure in a second portion of the treatment vessel; and
drying said semiconductor structure in the second portion of the treatment vessel.
16. The method of claim 15, wherein the first treatment comprises a chemical treatment.
17. The method of claim 15, wherein the first treatment comprises a chemical process treatment selected from the group consisting of rinsing said semiconductor structure in an aqueous HF solution, performing an HF dry etch on said semiconductor structure, performing a buffered oxide etch on said semiconductor structure, and performing a polysilicon etch on said semiconductor structure.
18. The method of claim 15, further comprising:
injecting a first gas that is inert to said semiconductor structure into the second portion of the treatment vessel.
19. The method of claim 18, wherein the step of rinsing said semiconductor structure includes: rinsing
said semiconductor structure with deionized water in the presence of the first gas.
20. The method of claim 15, further comprising:
submerging said semiconductor structure in a deionized water bath in the second portion of the treatment vessel.
US10/440,589 1997-03-21 2003-05-19 Method of reducing water spotting and oxide growth on a semiconductor structure Abandoned US20030192574A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/440,589 US20030192574A1 (en) 1997-03-21 2003-05-19 Method of reducing water spotting and oxide growth on a semiconductor structure

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US08/814,900 US6350322B1 (en) 1997-03-21 1997-03-21 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/427,920 US6641677B1 (en) 1997-03-21 1999-10-27 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/845,692 US6645311B2 (en) 1997-03-21 2001-04-30 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/440,589 US20030192574A1 (en) 1997-03-21 2003-05-19 Method of reducing water spotting and oxide growth on a semiconductor structure

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/845,692 Division US6645311B2 (en) 1997-03-21 2001-04-30 Method of reducing water spotting and oxide growth on a semiconductor structure

Publications (1)

Publication Number Publication Date
US20030192574A1 true US20030192574A1 (en) 2003-10-16

Family

ID=25216299

Family Applications (12)

Application Number Title Priority Date Filing Date
US08/814,900 Expired - Fee Related US6350322B1 (en) 1997-03-21 1997-03-21 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/427,920 Expired - Lifetime US6641677B1 (en) 1997-03-21 1999-10-27 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/427,789 Expired - Fee Related US6607001B1 (en) 1997-03-21 1999-10-27 System of reducing water spotting and oxide growth on a semiconductor structure
US09/845,692 Expired - Lifetime US6645311B2 (en) 1997-03-21 2001-04-30 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/943,844 Expired - Lifetime US6656289B2 (en) 1997-03-21 2001-08-30 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/027,951 Expired - Lifetime US6896740B2 (en) 1997-03-21 2001-12-19 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/231,730 Expired - Fee Related US6601595B2 (en) 1997-03-21 2002-08-28 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/440,589 Abandoned US20030192574A1 (en) 1997-03-21 2003-05-19 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/633,069 Expired - Fee Related US7163019B2 (en) 1997-03-21 2003-08-01 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/701,383 Expired - Fee Related US7204889B2 (en) 1997-03-21 2003-11-04 Method of reducing water spotting and oxide growth on a semiconductor structure
US11/188,048 Expired - Fee Related US7422639B2 (en) 1997-03-21 2005-07-22 Method of reducing water spotting and oxide growth on a semiconductor structure
US11/213,592 Abandoned US20060011215A1 (en) 1997-03-21 2005-08-25 Method and reducing water spotting and oxide growth on a semiconductor structure

Family Applications Before (7)

Application Number Title Priority Date Filing Date
US08/814,900 Expired - Fee Related US6350322B1 (en) 1997-03-21 1997-03-21 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/427,920 Expired - Lifetime US6641677B1 (en) 1997-03-21 1999-10-27 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/427,789 Expired - Fee Related US6607001B1 (en) 1997-03-21 1999-10-27 System of reducing water spotting and oxide growth on a semiconductor structure
US09/845,692 Expired - Lifetime US6645311B2 (en) 1997-03-21 2001-04-30 Method of reducing water spotting and oxide growth on a semiconductor structure
US09/943,844 Expired - Lifetime US6656289B2 (en) 1997-03-21 2001-08-30 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/027,951 Expired - Lifetime US6896740B2 (en) 1997-03-21 2001-12-19 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/231,730 Expired - Fee Related US6601595B2 (en) 1997-03-21 2002-08-28 Method of reducing water spotting and oxide growth on a semiconductor structure

Family Applications After (4)

Application Number Title Priority Date Filing Date
US10/633,069 Expired - Fee Related US7163019B2 (en) 1997-03-21 2003-08-01 Method of reducing water spotting and oxide growth on a semiconductor structure
US10/701,383 Expired - Fee Related US7204889B2 (en) 1997-03-21 2003-11-04 Method of reducing water spotting and oxide growth on a semiconductor structure
US11/188,048 Expired - Fee Related US7422639B2 (en) 1997-03-21 2005-07-22 Method of reducing water spotting and oxide growth on a semiconductor structure
US11/213,592 Abandoned US20060011215A1 (en) 1997-03-21 2005-08-25 Method and reducing water spotting and oxide growth on a semiconductor structure

Country Status (1)

Country Link
US (12) US6350322B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8453656B2 (en) 2010-06-25 2013-06-04 Anastasios J. Tousimis Integrated processing and critical point drying systems for semiconductor and MEMS devices

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6350322B1 (en) * 1997-03-21 2002-02-26 Micron Technology, Inc. Method of reducing water spotting and oxide growth on a semiconductor structure
US6328814B1 (en) * 1999-03-26 2001-12-11 Applied Materials, Inc. Apparatus for cleaning and drying substrates
US6432618B1 (en) * 2000-02-11 2002-08-13 Advanced Micro Devices, Inc. Method for forming high quality multiple thickness oxide layers by reducing descum induced defects
JP3837016B2 (en) * 2000-09-28 2006-10-25 大日本スクリーン製造株式会社 Substrate processing method and substrate processing apparatus
US7419614B2 (en) * 2000-12-04 2008-09-02 Lg Display Co., Ltd. Method of etching and cleaning objects
KR100899609B1 (en) * 2000-12-28 2009-05-27 도쿄엘렉트론가부시키가이샤 Substrate processing apparatus and substrate processing method
US20050187174A1 (en) * 2001-05-18 2005-08-25 Sirna Therapeutics, Inc. RNA interference mediated inhibition of intercellular adhesion molecule (ICAM) gene expression using short interfering nucleic acid (siNA)
US20020174882A1 (en) * 2001-05-25 2002-11-28 Dainippon Screen Mfg. Co., Ltd. Substrate processing apparatus and substrate processing method
JP4296090B2 (en) * 2001-11-02 2009-07-15 アプライド マテリアルズ インコーポレイテッド Single wafer type wafer drying apparatus and drying method
KR100456527B1 (en) * 2001-12-11 2004-11-09 삼성전자주식회사 drying apparatus and drying method for enhancing Marangoni effect
US6513996B1 (en) * 2002-01-16 2003-02-04 Advanced Micro Devices, Inc. Integrated equipment to drain water-hexane developer for pattern collapse
US20050217706A1 (en) * 2002-04-05 2005-10-06 Souvik Banerjee Fluid assisted cryogenic cleaning
US20040031167A1 (en) * 2002-06-13 2004-02-19 Stein Nathan D. Single wafer method and apparatus for drying semiconductor substrates using an inert gas air-knife
TWI233157B (en) * 2002-09-17 2005-05-21 M Fsi Ltd Regeneration process of etching solution, etching process, and etching system
US7556048B2 (en) * 2002-11-15 2009-07-07 Agere Systems Inc. In-situ removal of surface impurities prior to arsenic-doped polysilicon deposition in the fabrication of a heterojunction bipolar transistor
US7419768B2 (en) * 2002-11-18 2008-09-02 Micron Technology, Inc. Methods of fabricating integrated circuitry
SG124265A1 (en) * 2002-12-02 2006-08-30 Tadahiro Ohmi Semiconductor device and method of manufacturing the same
US6933224B2 (en) * 2003-03-28 2005-08-23 Micron Technology, Inc. Method of fabricating integrated circuitry
US7718012B2 (en) * 2004-12-30 2010-05-18 Infineon Technologies Ag Method of degasification in semiconductor cleaning
US20070157951A1 (en) * 2006-01-06 2007-07-12 Micron Technology, Inc. Systems and methods for processing microfeature workpieces
US7849916B2 (en) * 2006-02-02 2010-12-14 Noah Precision, Llc Temperature control apparatus and method
US20080155852A1 (en) * 2006-12-29 2008-07-03 Olgado Donald J K Multiple substrate vapor drying systems and methods
KR20120028079A (en) * 2010-09-14 2012-03-22 삼성모바일디스플레이주식회사 Cleaning device for substrate and clening method for the same
US8603348B2 (en) * 2011-01-14 2013-12-10 Headway Technologies, Inc. Method of reducing main pole corrosion during aluminum oxide etch
KR102506169B1 (en) 2014-09-05 2023-03-08 피오 파마슈티칼스 코프. Methods for treating aging and skin disorders using nucleic acids targeting tyr or mmp1
US9799505B2 (en) * 2014-09-24 2017-10-24 Infineon Technologies Ag Method and a processing device for processing at least one carrier
WO2019124321A1 (en) * 2017-12-18 2019-06-27 積水化学工業株式会社 Surface treatment method and surface treatment apparatus
CN111261495B (en) * 2018-11-30 2022-07-12 有研半导体硅材料股份公司 Cleaning and drying process for polished silicon wafer

Citations (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4132567A (en) * 1977-10-13 1979-01-02 Fsi Corporation Apparatus for and method of cleaning and removing static charges from substrates
US4197000A (en) * 1978-05-23 1980-04-08 Fsi Corporation Positive developing method and apparatus
US4286541A (en) * 1979-07-26 1981-09-01 Fsi Corporation Applying photoresist onto silicon wafers
US4635666A (en) * 1985-04-22 1987-01-13 Daley Frank E Batch cleaning apparatus
US4682615A (en) * 1984-07-02 1987-07-28 Fsi Corporation Rinsing in acid processing of substrates
US4911761A (en) * 1984-05-21 1990-03-27 Cfm Technologies Research Associates Process and apparatus for drying surfaces
US4962776A (en) * 1987-03-26 1990-10-16 Regents Of The University Of Minnesota Process for surface and fluid cleaning
US4984597A (en) * 1984-05-21 1991-01-15 Cfm Technologies Research Associates Apparatus for rinsing and drying surfaces
US4997490A (en) * 1990-08-02 1991-03-05 Bold Plastics, Inc. Method of cleaning and rinsing wafers
US5069235A (en) * 1990-08-02 1991-12-03 Bold Plastics, Inc. Apparatus for cleaning and rinsing wafers
US5078832A (en) * 1989-05-06 1992-01-07 Dainippon Screen Mfg. Co., Ltd. Method of treating wafer surface
US5089084A (en) * 1990-12-03 1992-02-18 Micron Technology, Inc. Hydrofluoric acid etcher and cascade rinser
US5095927A (en) * 1987-04-27 1992-03-17 Semitool, Inc. Semiconductor processor gas-liquid separation
US5115576A (en) * 1989-10-27 1992-05-26 Semifab Incorporated Vapor device and method for drying articles such as semiconductor wafers with substances such as isopropyl alcohol
US5186192A (en) * 1990-12-14 1993-02-16 Shin-Etsu Handotai Co., Ltd. Apparatus for cleaning silicon wafer
US5328867A (en) * 1993-05-07 1994-07-12 United Microelectronics Corporation Peroxide clean before buried contact polysilicon deposition
US5355901A (en) * 1992-10-27 1994-10-18 Autoclave Engineers, Ltd. Apparatus for supercritical cleaning
US5371950A (en) * 1990-02-23 1994-12-13 S & K Products International, Inc. Isopropyl alcohol vapor dryer system
US5520744A (en) * 1993-05-17 1996-05-28 Dainippon Screen Manufacturing Co., Ltd. Device for rinsing and drying substrate
US5537508A (en) * 1993-03-22 1996-07-16 Applied Materials, Inc. Method and dry vapor generator channel assembly for conveying a liquid from a liquid source to a liquid vaporizer with minimal liquid stagnation
US5556479A (en) * 1994-07-15 1996-09-17 Verteq, Inc. Method and apparatus for drying semiconductor wafers
US5569330A (en) * 1994-04-15 1996-10-29 Steag Microtech Gmbh Donaueschingen Method and device for chemically treating substrates
US5653045A (en) * 1995-06-07 1997-08-05 Ferrell; Gary W. Method and apparatus for drying parts and microelectronic components using sonic created mist
US5660642A (en) * 1995-05-26 1997-08-26 The Regents Of The University Of California Moving zone Marangoni drying of wet objects using naturally evaporated solvent vapor
US5681397A (en) * 1995-09-12 1997-10-28 Micron Technology, Inc. Methods for high temperature water rinsing and drying of silicon wafers after being cleaned in hydrofluoric acid
US5714203A (en) * 1995-08-23 1998-02-03 Ictop Entwicklungs Gmbh Procedure for the drying of silicon
US5715612A (en) * 1995-08-17 1998-02-10 Schwenkler; Robert S. Method for precision drying surfaces
US5727578A (en) * 1993-07-16 1998-03-17 Legacy Systems, Inc. Apparatus for the treatment and drying of semiconductor wafers in a fluid
US5752532A (en) * 1995-08-17 1998-05-19 Schwenkler; Robert S. Method for the precision cleaning and drying surfaces
US5845660A (en) * 1995-12-07 1998-12-08 Tokyo Electron Limited Substrate washing and drying apparatus, substrate washing method, and substrate washing apparatus
US5934299A (en) * 1997-09-29 1999-08-10 Siemens Aktiengesellschaft Apparatus and method for improved washing and drying of semiconductor wafers
US5940985A (en) * 1996-03-01 1999-08-24 Tokyo Electron Limited Apparatus and method for drying substrates
US5951779A (en) * 1997-07-09 1999-09-14 Ses Co., Ltd. Treatment method of semiconductor wafers and the like and treatment system for the same
US5958146A (en) * 1994-11-14 1999-09-28 Yieldup International Ultra-low particle semiconductor cleaner using heated fluids
US6001399A (en) * 1997-03-19 1999-12-14 Cultor Food Science, Inc. Polydextrose as a fat absorption inhibitor in fried foods
US6001191A (en) * 1995-12-07 1999-12-14 Tokyo Electron Limited Substrate washing method, substrate washing-drying method, substrate washing apparatus and substrate washing-drying apparatus
US6125863A (en) * 1998-06-30 2000-10-03 Semitool, Inc. Offset rotor flat media processor
US6138690A (en) * 1997-04-28 2000-10-31 Mitsubishi Denki Kabushiki Kaisha Method and an apparatus for the wet treatment of a semiconductor wafer
US6143087A (en) * 1991-10-04 2000-11-07 Cfmt, Inc. Methods for treating objects
US6350322B1 (en) * 1997-03-21 2002-02-26 Micron Technology, Inc. Method of reducing water spotting and oxide growth on a semiconductor structure

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60103349A (en) 1983-11-10 1985-06-07 Nippon Kogaku Kk <Nikon> Cleaning device for substrate
JPS61154130A (en) 1984-12-27 1986-07-12 Toshiba Corp Apparatus for washing wafer under reduced pressure with running water
JPS6255940A (en) * 1985-09-05 1987-03-11 Toshiba Corp Drying apparatus
NL8900480A (en) * 1989-02-27 1990-09-17 Philips Nv METHOD AND APPARATUS FOR DRYING SUBSTRATES AFTER TREATMENT IN A LIQUID
JPH04174541A (en) * 1990-03-28 1992-06-22 Nec Corp Semiconductor integrated circuit and its manufacture
JPH0425332A (en) 1990-05-18 1992-01-29 Murata Mach Ltd Machining center
JPH0499025A (en) 1990-08-07 1992-03-31 Nec Kyushu Ltd Water rinser
JPH04152525A (en) 1990-10-16 1992-05-26 Nec Yamaguchi Ltd Process tank for wet process apparatus
IT1243390B (en) * 1990-11-22 1994-06-10 Vectorpharma Int PHARMACEUTICAL COMPOSITIONS IN THE FORM OF PARTICLES SUITABLE FOR THE CONTROLLED RELEASE OF PHARMACOLOGICALLY ACTIVE SUBSTANCES AND PROCEDURE FOR THEIR PREPARATION.
JPH04253332A (en) 1991-01-28 1992-09-09 Toshiba Corp Semiconductor wafer treating device
JPH04354128A (en) 1991-05-31 1992-12-08 Maatec:Kk Method and apparatus for chemical liquid treatment of substrate, and method and apparatus for chemical liquid treatment washing and drying of substrate
JPH0547734A (en) 1991-08-20 1993-02-26 Tadahiro Omi Cleaning apparatus
JP3009006B2 (en) 1992-01-28 2000-02-14 日本電気株式会社 Equipment for drying semiconductor substrates
JP2532324B2 (en) 1992-04-27 1996-09-11 株式会社中央理研 Substrate cleaning method and reduced pressure drying apparatus
US6004399A (en) 1996-07-01 1999-12-21 Cypress Semiconductor Corporation Ultra-low particle semiconductor cleaner for removal of particle contamination and residues from surface oxide formation on semiconductor wafers
US5845600A (en) * 1998-03-27 1998-12-08 Mendes; Carlos I. Pet water dispenser with a low water level condition indicator

Patent Citations (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4132567A (en) * 1977-10-13 1979-01-02 Fsi Corporation Apparatus for and method of cleaning and removing static charges from substrates
US4197000A (en) * 1978-05-23 1980-04-08 Fsi Corporation Positive developing method and apparatus
US4286541A (en) * 1979-07-26 1981-09-01 Fsi Corporation Applying photoresist onto silicon wafers
US4911761A (en) * 1984-05-21 1990-03-27 Cfm Technologies Research Associates Process and apparatus for drying surfaces
US4984597A (en) * 1984-05-21 1991-01-15 Cfm Technologies Research Associates Apparatus for rinsing and drying surfaces
US4984597B1 (en) * 1984-05-21 1999-10-26 Cfmt Inc Apparatus for rinsing and drying surfaces
US4682615A (en) * 1984-07-02 1987-07-28 Fsi Corporation Rinsing in acid processing of substrates
US4635666A (en) * 1985-04-22 1987-01-13 Daley Frank E Batch cleaning apparatus
US4962776A (en) * 1987-03-26 1990-10-16 Regents Of The University Of Minnesota Process for surface and fluid cleaning
US5095927A (en) * 1987-04-27 1992-03-17 Semitool, Inc. Semiconductor processor gas-liquid separation
US5078832A (en) * 1989-05-06 1992-01-07 Dainippon Screen Mfg. Co., Ltd. Method of treating wafer surface
US5115576A (en) * 1989-10-27 1992-05-26 Semifab Incorporated Vapor device and method for drying articles such as semiconductor wafers with substances such as isopropyl alcohol
US5371950A (en) * 1990-02-23 1994-12-13 S & K Products International, Inc. Isopropyl alcohol vapor dryer system
US5069235A (en) * 1990-08-02 1991-12-03 Bold Plastics, Inc. Apparatus for cleaning and rinsing wafers
US4997490A (en) * 1990-08-02 1991-03-05 Bold Plastics, Inc. Method of cleaning and rinsing wafers
US5089084A (en) * 1990-12-03 1992-02-18 Micron Technology, Inc. Hydrofluoric acid etcher and cascade rinser
US5186192A (en) * 1990-12-14 1993-02-16 Shin-Etsu Handotai Co., Ltd. Apparatus for cleaning silicon wafer
US6143087A (en) * 1991-10-04 2000-11-07 Cfmt, Inc. Methods for treating objects
US5355901A (en) * 1992-10-27 1994-10-18 Autoclave Engineers, Ltd. Apparatus for supercritical cleaning
US5537508A (en) * 1993-03-22 1996-07-16 Applied Materials, Inc. Method and dry vapor generator channel assembly for conveying a liquid from a liquid source to a liquid vaporizer with minimal liquid stagnation
US5328867A (en) * 1993-05-07 1994-07-12 United Microelectronics Corporation Peroxide clean before buried contact polysilicon deposition
US5520744A (en) * 1993-05-17 1996-05-28 Dainippon Screen Manufacturing Co., Ltd. Device for rinsing and drying substrate
US5727578A (en) * 1993-07-16 1998-03-17 Legacy Systems, Inc. Apparatus for the treatment and drying of semiconductor wafers in a fluid
US5569330A (en) * 1994-04-15 1996-10-29 Steag Microtech Gmbh Donaueschingen Method and device for chemically treating substrates
US5556479A (en) * 1994-07-15 1996-09-17 Verteq, Inc. Method and apparatus for drying semiconductor wafers
US5958146A (en) * 1994-11-14 1999-09-28 Yieldup International Ultra-low particle semiconductor cleaner using heated fluids
US5660642A (en) * 1995-05-26 1997-08-26 The Regents Of The University Of California Moving zone Marangoni drying of wet objects using naturally evaporated solvent vapor
US5653045A (en) * 1995-06-07 1997-08-05 Ferrell; Gary W. Method and apparatus for drying parts and microelectronic components using sonic created mist
US5715612A (en) * 1995-08-17 1998-02-10 Schwenkler; Robert S. Method for precision drying surfaces
US5752532A (en) * 1995-08-17 1998-05-19 Schwenkler; Robert S. Method for the precision cleaning and drying surfaces
US5714203A (en) * 1995-08-23 1998-02-03 Ictop Entwicklungs Gmbh Procedure for the drying of silicon
US5681397A (en) * 1995-09-12 1997-10-28 Micron Technology, Inc. Methods for high temperature water rinsing and drying of silicon wafers after being cleaned in hydrofluoric acid
US5845660A (en) * 1995-12-07 1998-12-08 Tokyo Electron Limited Substrate washing and drying apparatus, substrate washing method, and substrate washing apparatus
US6001191A (en) * 1995-12-07 1999-12-14 Tokyo Electron Limited Substrate washing method, substrate washing-drying method, substrate washing apparatus and substrate washing-drying apparatus
US5940985A (en) * 1996-03-01 1999-08-24 Tokyo Electron Limited Apparatus and method for drying substrates
US6001399A (en) * 1997-03-19 1999-12-14 Cultor Food Science, Inc. Polydextrose as a fat absorption inhibitor in fried foods
US6350322B1 (en) * 1997-03-21 2002-02-26 Micron Technology, Inc. Method of reducing water spotting and oxide growth on a semiconductor structure
US6656289B2 (en) * 1997-03-21 2003-12-02 Micron Technology, Inc. Method of reducing water spotting and oxide growth on a semiconductor structure
US6896740B2 (en) * 1997-03-21 2005-05-24 Micron Technology, Inc. Method of reducing water spotting and oxide growth on a semiconductor structure
US6138690A (en) * 1997-04-28 2000-10-31 Mitsubishi Denki Kabushiki Kaisha Method and an apparatus for the wet treatment of a semiconductor wafer
US5951779A (en) * 1997-07-09 1999-09-14 Ses Co., Ltd. Treatment method of semiconductor wafers and the like and treatment system for the same
US5934299A (en) * 1997-09-29 1999-08-10 Siemens Aktiengesellschaft Apparatus and method for improved washing and drying of semiconductor wafers
US6125863A (en) * 1998-06-30 2000-10-03 Semitool, Inc. Offset rotor flat media processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8453656B2 (en) 2010-06-25 2013-06-04 Anastasios J. Tousimis Integrated processing and critical point drying systems for semiconductor and MEMS devices
US8685172B2 (en) 2010-06-25 2014-04-01 Anastasios J. Tousimis Integrated processing and critical point drying systems for semiconductor and MEMS devices

Also Published As

Publication number Publication date
US20010015212A1 (en) 2001-08-23
US6607001B1 (en) 2003-08-19
US7204889B2 (en) 2007-04-17
US6641677B1 (en) 2003-11-04
US7163019B2 (en) 2007-01-16
US20020023669A1 (en) 2002-02-28
US6601595B2 (en) 2003-08-05
US7422639B2 (en) 2008-09-09
US20050252534A1 (en) 2005-11-17
US20030000554A1 (en) 2003-01-02
US6645311B2 (en) 2003-11-11
US20020050483A1 (en) 2002-05-02
US6896740B2 (en) 2005-05-24
US6656289B2 (en) 2003-12-02
US20060011215A1 (en) 2006-01-19
US20040020521A1 (en) 2004-02-05
US6350322B1 (en) 2002-02-26
US20040139991A1 (en) 2004-07-22

Similar Documents

Publication Publication Date Title
US7422639B2 (en) Method of reducing water spotting and oxide growth on a semiconductor structure
US9991111B2 (en) Apparatus and method of treating surface of semiconductor substrate
US10658203B2 (en) Substrate processing apparatus and processing cup cleaning method
KR100319498B1 (en) Improved method for rinsing and drying a wafer
US6488040B1 (en) Capillary proximity heads for single wafer cleaning and drying
US6691430B2 (en) High-pressure drying apparatus, high-pressure drying method and substrate processing apparatus
KR100881964B1 (en) Substrate processing apparatus
US6757989B2 (en) Wafer drying apparatus
JP2008027931A (en) Substrate processing apparatus and method
EP1726035A1 (en) Apparatus and method for drying substrates
JPH10189527A (en) Method and apparatus for manufacturing method of semiconductor device
US6784106B2 (en) Wafer drying method
US6517636B1 (en) Method for reducing particle contamination during the wet processing of semiconductor substrates
JPH07283194A (en) Cleaning and drying method and cleaner
US6425191B1 (en) Apparatus and method for reducing solvent residue in a solvent-type dryer for semiconductor wafers
US6405452B1 (en) Method and apparatus for drying wafers after wet bench
JP2002289575A (en) Substrate treating method and its equipment
Vos et al. Advanced wet cleaning of sub-micrometer sized particles
JP2001284316A (en) Substrate treatment apparatus

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION