US20030040171A1 - Method of composite gate formation - Google Patents
Method of composite gate formation Download PDFInfo
- Publication number
- US20030040171A1 US20030040171A1 US09/935,255 US93525501A US2003040171A1 US 20030040171 A1 US20030040171 A1 US 20030040171A1 US 93525501 A US93525501 A US 93525501A US 2003040171 A1 US2003040171 A1 US 2003040171A1
- Authority
- US
- United States
- Prior art keywords
- silicon
- layer
- containing species
- exposing
- nitrogen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 79
- 239000002131 composite material Substances 0.000 title description 4
- 230000015572 biosynthetic process Effects 0.000 title description 3
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 218
- 239000010703 silicon Substances 0.000 claims abstract description 218
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 215
- 230000004888 barrier function Effects 0.000 claims abstract description 79
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims abstract description 56
- 150000004767 nitrides Chemical class 0.000 claims abstract description 45
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 42
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 239000004065 semiconductor Substances 0.000 claims abstract description 41
- 238000009792 diffusion process Methods 0.000 claims abstract description 22
- 229910052757 nitrogen Inorganic materials 0.000 claims abstract description 20
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims abstract description 9
- 229910052796 boron Inorganic materials 0.000 claims abstract description 9
- 238000000151 deposition Methods 0.000 claims abstract 16
- 238000000137 annealing Methods 0.000 claims abstract 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 23
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 229920005591 polysilicon Polymers 0.000 claims description 17
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 16
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 claims description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 13
- 230000001678 irradiating effect Effects 0.000 claims description 10
- 230000001939 inductive effect Effects 0.000 claims description 8
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 239000002019 doping agent Substances 0.000 claims description 7
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 claims description 7
- 229910021529 ammonia Inorganic materials 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 239000007789 gas Substances 0.000 claims description 5
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 5
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 5
- 229910021332 silicide Inorganic materials 0.000 claims description 5
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 5
- 235000012239 silicon dioxide Nutrition 0.000 claims description 5
- VXEGSRKPIUDPQT-UHFFFAOYSA-N 4-[4-(4-methoxyphenyl)piperazin-1-yl]aniline Chemical compound C1=CC(OC)=CC=C1N1CCN(C=2C=CC(N)=CC=2)CC1 VXEGSRKPIUDPQT-UHFFFAOYSA-N 0.000 claims description 4
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 4
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 claims description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 4
- 239000005049 silicon tetrachloride Substances 0.000 claims description 4
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 3
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 claims description 3
- 239000003989 dielectric material Substances 0.000 claims description 3
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 239000000203 mixture Substances 0.000 claims description 3
- 229910000077 silane Inorganic materials 0.000 claims description 3
- 239000001307 helium Substances 0.000 claims description 2
- 229910052734 helium Inorganic materials 0.000 claims description 2
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims 3
- UDWPONKAYSRBTJ-UHFFFAOYSA-N [He].[N] Chemical compound [He].[N] UDWPONKAYSRBTJ-UHFFFAOYSA-N 0.000 claims 1
- 230000002708 enhancing effect Effects 0.000 claims 1
- 235000012431 wafers Nutrition 0.000 description 14
- 238000012545 processing Methods 0.000 description 12
- 239000000463 material Substances 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 8
- 239000012634 fragment Substances 0.000 description 7
- 238000007796 conventional method Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 5
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 4
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 4
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- -1 Si2H7 Chemical compound 0.000 description 2
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000005755 formation reaction Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000001272 nitrous oxide Substances 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 2
- 229910021342 tungsten silicide Inorganic materials 0.000 description 2
- 229910019044 CoSix Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- XMIJDTGORVPYLW-UHFFFAOYSA-N [SiH2] Chemical compound [SiH2] XMIJDTGORVPYLW-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 150000004678 hydrides Chemical class 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000002207 thermal evaporation Methods 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28229—Making the insulator by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
Definitions
- the present invention relates generally to semiconductor fabrication and, more particularly, to methods of forming nitride barrier layers used in semiconductor devices.
- Metal-insulator-silicon (MIS) transistors including metal-oxide-silicon (MOS) transistors, are comprised of doped source and drain regions formed in the surface of a semiconductor substrate, a channel region between the source and drain, and a gate electrode situated over the channel region.
- the gate electrode is physically and electrically separated from the channel by a thin gate dielectric (oxide) layer, typically silicon dioxide.
- the gate electrode typically comprises a doped polysilicon material. Diffusion of dopants such as boron from the doped polysilicon gate through the gate oxide layer into the underlying silicon substrate poses serious problems in processing and the functioning of the device.
- nitrogen has been incorporated into the gate oxide layer.
- One conventional method of incorporating nitrogen into the oxide layer is by anneal of the oxide layer in nitric oxide (NO), nitrous oxide (N 2 O), ammonia (NH 3 ) or other nitrogen-containing species.
- thermal nitridation of the gate oxide layer results in nitrogen incorporation at the silicon/oxide interface, which increases the ability of the gate oxide layer to suppress boron penetration but can result in transconductance loss.
- Another method of forming a nitrided gate oxide layer is by remote plasma nitridation by exposing the surface of the oxide layer to a plasma generated species of nitrogen. This results in the polysilicon/oxide interface being nitridized as opposed to the gate oxide/silicon interface, thus avoiding transconductance loss.
- the plasma nitridation may not be scaleable below 25 angstroms for integrated circuit (IC) devices with high processing thermal budgets such as DRAMS or flash devices due to the loss of integrity of the gate oxide as well as the loss of transconductance due to the proximity of nitrogen to the gate oxide-silicon interface.
- Another conventional method to incorporate nitrogen into the gate oxide layer is to form a composite gate dielectric layer comprising a silicon nitride layer and an oxide layer.
- An issue with forming such a composite gate oxide is that the interface between the silicon nitride and oxide layers typically requires rigorous post-treatment processing to eliminate potential sources of charge trapping.
- composite gate dielectrics that comprise nitride and thermal oxides have limitations due to the total effective oxide thickness that can be achieved due to poor nucleation of nitride on oxide. This requires the formation of a relatively thick nitride layer resulting in an overall effective oxide thickness that is higher than that which is considered as usable.
- the present invention provides methods for forming a nitride barrier film layer useful in fabrication of semiconductor devices such as gate structures.
- the nitride layer is particularly useful as a barrier to boron diffusion into an oxide film.
- the invention provides methods for forming a nitride barrier layer over a dielectric (oxide) substrate.
- the dielectric layer is exposing to a silicon-containing species under low partial pressure, high vacuum to nucleate the surface of the dielectric layer and deposit a thin layer of silicon, which is then exposed to a nitrogen-containing species to nitridize the silicon and form a silicon nitride barrier layer.
- the silicon-containing species can be deposited, for example, by plasma enhanced chemical vapor deposition, low pressure chemical vapor deposition, rapid thermal chemical vapor deposition, among other processes.
- the silicon layer can comprise polysilicon or amorphous silicon.
- an oxide layer is irradiated with a silicon-containing species at a low partial pressure of about 10 ⁇ 2 Torr (10 mTorr) or less to selectively deposit a thin layer of silicon onto the oxide surface, preferably about 10 to about 20 angstroms thick.
- the silicon layer can then be thermally annealed in a nitrogen-containing species at a preferred temperature of about 700° C. to about 900° C., or exposed to a plasma source of nitrogen to nitridize the silicon.
- the plasma nitrogen can be produced, for example, by a downstream microwave system, an electron cyclotron residence system, an inductive coupled plasma system, a radio frequency (RF) system, among others.
- RF radio frequency
- the invention provides methods for forming a semiconductor device.
- the method comprises exposing a dielectric layer disposed on a silicon substrate to a silicon-containing species under a low partial pressure of about 10 ⁇ 2 Torr or less, and a flow rate of less than 100 sccm to deposit a layer of about 10 to about 20 angstroms silicon; and exposing the silicon layer to a nitrogen-containing species to nitridize the silicon and form a silicon nitride barrier layer.
- the silicon layer can be thermally annealed in a nitrogen-containing species, preferably at a temperature of about 700° C. to about 900° C., or exposed to a plasma source of a nitrogen-containing species.
- the invention provides methods for forming a gate electrode.
- the method comprises exposing a gate oxide (dielectric) layer disposed on a silicon substrate to a silicon-containing species at a low partial pressure of about 10 ⁇ 2 Torr or less to deposit a layer of about 10 to about 20 angstroms silicon; and exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
- the silicon layer can be thermally annealed in a nitrogen-containing species, preferably at a temperature of about 700° C. to about 900° C.
- the silicon layer can be exposed to a plasma source of nitrogen.
- the method can further comprise forming a conductive polysilicon layer comprising a boron dopant over the nitride barrier layer, and additional layers as desired including, for example, a metal silicide layer such as tungsten silicide (WSi x ), a barrier layer such as titanium nitride (TiN), a conductive metal layer such as tungsten (W), and an insulative nitride cap.
- a metal silicide layer such as tungsten silicide (WSi x )
- TiN titanium nitride
- W tungsten
- the nitride barrier layer inhibits passage of boron from the conductive polysilicon layer into the gate oxide layer.
- the invention provides a nitride barrier layer.
- the barrier layer comprises a nitridized silicon layer of about 10 to about 20 angstroms formed on an oxide layer by irradiating the oxide layer with a silicon-containing species under a low partial pressure of about 10 ⁇ 2 Torr or less, and nitridizing the silicon layer to silicon nitride by exposure to a nitrogen-containing species.
- the nitride barrier layer comprises thermally annealed nitridized silicon having a thickness of about 10 to about 20 angstroms, and disposed adjacent an oxide layer.
- the nitride barrier layer comprises a plasma nitrogen annealed silicon layer.
- the invention provides a semiconductor device.
- the device comprises a semiconductor substrate comprising silicon, an oxide layer disposed adjacent to the semiconductor substrate, and a diffusion barrier layer of about 10 to about 20 angstroms disposed adjacent the oxide layer and comprising a nitridized silicon layer formed by irradiating an oxide layer with a silicon-containing species under low partial pressure of about 10 ⁇ 2 Torr or less, and nitridizing the silicon to silicon nitride by exposure to a nitrogen-containing species.
- the semiconductor device comprises a diffusion barrier layer comprising a thin layer of nitrogen annealed silicon, the silicon being thermally annealed or plasma annealed in a nitrogen-containing species.
- the invention provides a gate electrode.
- the gate electrode comprises a gate oxide layer disposed adjacent to a semiconductor substrate, typically silicon, and a diffusion barrier layer disposed adjacent the gate oxide layer; the diffusion barrier layer having a thickness of about 10 to about 20 angstroms and comprising a nitridized silicon layer formed by irradiating the gate oxide layer with a silicon-containing species under low partial pressure (about 10 ⁇ 2 Torr or less), and nitridizing the silicon to silicon nitride by exposure to a nitrogen-containing species.
- the diffusion barrier layer of the gate electrode comprises silicon thermally annealed in a nitrogen-containing species.
- the gate electrode comprises a diffusion barrier comprising a plasma nitrogen annealed silicon.
- the invention advantageously provides an improved interface between a silicon nitride barrier layer and an underlying dielectric (oxide) layer, having less traps and requiring less post treatment (e.g., oxidation) of the gate dielectric.
- the invention achieves a relatively thin nitride layer thus decreasing the effective oxide thickness as compared to conventionally used methods.
- FIG. 1 is a diagrammatic cross-sectional view of a semiconductor wafer fragment at a preliminary step of a processing sequence.
- FIGS. 2 - 4 are views of the wafer fragment of FIG. 1 at subsequent and sequential processing steps, showing fabrication of a nitride barrier layer in a stacked gate electrode according to an embodiment of the method of the invention.
- the terms “semiconductive wafer fragment” or “wafer fragment” or “wafer” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
- substrate refers to any supporting structure including, but not limited to, the semiconductive wafer fragments or wafers described above.
- the gate electrode generally comprises a stack of materials including a gate oxide (dielectric), a conductively doped polysilicon, and can further include a metal silicide layer, a barrier layer, a conductive layer, and an insulative cap.
- the wafer fragment 10 in progress can comprise a semiconductor wafer substrate or the wafer along with various process layers formed thereon, including one or more semiconductor layers or other formations, and active or operable portions of semiconductor devices.
- the wafer fragment 10 is shown as comprising a semiconductor substrate 12 , an exemplary substrate being a bulk substrate material of semiconductive or semiconductor material, for example, monocrystalline silicon.
- the substrate 12 is provided with isolation regions 14 formed therein, for example, shallow trench isolation regions.
- a gate oxide (dielectric) layer 16 overlies the substrate 12 .
- the gate oxide layer 16 can comprise, for example, silicon dioxide (SiO 2 ), tantalum pentoxide (Ta 2 O 5 ), hafnium dioxide (HfO 2 ), and aluminum trioxide (Al 2 O 3 ), among others.
- the gate oxide layer 16 can be formed by conventional methods, and is typically an oxide layer grown directly on the base silicon substrate material 12 , but can also be a deposited layer.
- the gate oxide layer 14 is irradiated with a silicon-containing species under low partial pressure, high vacuum conditions to deposit (nucleate) a thin layer 18 of silicon onto the surface 16 of the gate oxide layer 14 , as shown in FIG. 2.
- the silicon layer can comprise polysilicon or amorphous silicon.
- the processing conditions results in a silicon layer 18 that is thinner than can be achieved under standard silicon growth conditions, i.e., a temperature greater than 600° C., and a pressure greater than 100 mTorr, with SiH 2 , Si 2 H 7 , or dichlorosilane (DCS, SiH 2 Cl 2 ).
- the silicon layer 18 is less than about 30 angstroms, preferably about 10 to about 20 angstroms thick.
- Exemplary silicon source materials include SiH 2 Cl 2 , silicon tetrachloride (SiCl 4 ), and a silicon that contains a hydride such as silane (SiH 4 ), and disilane (Si 2 H 6 ).
- the silicon material can be deposited as a layer utilizing any known deposition process including plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), and rapid thermal chemical vapor deposition (RTCVD).
- PECVD plasma enhanced chemical vapor deposition
- LPCVD low pressure chemical vapor deposition
- RTCVD rapid thermal chemical vapor deposition
- the silicon material is deposited using a thermal deposition process.
- Processing conditions include a low partial pressure of about 10 ⁇ 2 Torr or less, preferably about 10 ⁇ 2 to about 10 ⁇ 7 Torr, preferably about 10 ⁇ 3 to about 10 ⁇ 5 Torr, a temperature of about 500° C. to about 700° C., with a flow rate of the silicon-containing species of less than 100 sccm, preferably about 1 sccm to about 50 sccm, for a duration of about 1 second to about 5 minutes.
- the silicon layer 18 is then nitridized to convert the silicon to silicon nitride (SiN x ) 20 by exposure to a nitrogen-containing gas using conventional methods.
- a nitrogen-containing gas such as a rapid thermal nitridization (RTN), and plasma nitridization, among others.
- nitrogen-containing gases for use in such methods include nitrogen (N 2 ), ammonia (NH 3 ), nitrogen trifluoride (NF 3 ), nitrogen oxides (NO x ), and an N 2 /He mixture in plasma.
- the use of a plasma source of nitrogen-containing gas is preferred.
- the nitridation of the silicon layer 18 takes place under conditions that are optimal for nitridation of silicon.
- An example and preferred rapid thermal nitridization includes exposing the silicon layer to ammonia (NH 3 ) or other nitrogen-containing ambient at a temperature of about 700° C. to about 900° C., a pressure of about 1 to about 760 Torr, with a flow rate of about 100 sccm to about 10,000 sccm, for a duration of about 1 second to about 180 minutes.
- the partial pressure of the nitrogen-containing ambient can range from a low partial pressure, for example, of about 1 to about 10 Torr, up to full atmospheric pressure to optimize processing as desired.
- the plasma stream can be produced by a variety of plasma sources, such as a downstream microwave system, an electron cyclotron residence (ECR) system, an inductive coupled plasma (ICP) system, a radio frequency (RF) system, among others.
- Exemplary plasma nitridization processes comprise exposing the wafer 10 to a remote microwave plasma source of nitrogen or an inductive coupled plasma (ICP) at a pressure of about 1 to about 20 Torr.
- the plasma typically comprises the nitrogen-containing gas, preferably nitrogen (N 2 ) or ammonia (NH 3 ), and an inert gas such as helium or argon to increase the plasma density.
- the resulting nitride layer 20 functions as a barrier to inhibit the passage of boron through the gate dielectric layer from an overlying boron-doped gate polysilicon layer into the substrate 12 .
- An example of a gate stack comprises a gate oxide layer 16 , a doped polysilicon layer 22 , a barrier layer 24 such as tungsten nitride (WN), a layer 26 of tungsten or other conductive metal, and a nitride cap 28 , as shown in FIG. 4.
- a gate stack (not shown) comprises a gate oxide, a doped polysilicon, tungsten silicide (WSi x ), titanium silicide (TiSi x ), cobalt silicide (CoSi x ), and a nitride cap.
- the gate layers can then be patterned and etched utilizing photolithographic processing (i.e., by dry etching) to form a transistor gate stack 30 , as shown.
- Sidewalls 32 are provided adjacent the transistor gate, and can comprise, for example, silicon dioxide or silicon nitride.
- a dopant implantation typically with an n-type conductivity-enhancing dopant, can be performed to form the source/drain (S/D) regions 34 in the silicon substrate 12 proximate the gate 30 .
- the source/drain regions together with the gate form an operative field effect transistor device.
Abstract
Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes are provided. The nitride layer is particularly useful as a barrier to boron diffusion into an oxide film. The nitride barrier layer is formed by selectively depositing silicon onto an oxide substrate as a thin layer, and then thermally annealing the silicon layer in a nitrogen-containing species or exposing the silicon to a plasma source of nitrogen to nitridize the silicon layer.
Description
- The present invention relates generally to semiconductor fabrication and, more particularly, to methods of forming nitride barrier layers used in semiconductor devices.
- Metal-insulator-silicon (MIS) transistors, including metal-oxide-silicon (MOS) transistors, are comprised of doped source and drain regions formed in the surface of a semiconductor substrate, a channel region between the source and drain, and a gate electrode situated over the channel region. The gate electrode is physically and electrically separated from the channel by a thin gate dielectric (oxide) layer, typically silicon dioxide. The gate electrode typically comprises a doped polysilicon material. Diffusion of dopants such as boron from the doped polysilicon gate through the gate oxide layer into the underlying silicon substrate poses serious problems in processing and the functioning of the device.
- To inhibit boron diffusion, nitrogen has been incorporated into the gate oxide layer. One conventional method of incorporating nitrogen into the oxide layer is by anneal of the oxide layer in nitric oxide (NO), nitrous oxide (N2O), ammonia (NH3) or other nitrogen-containing species. However, thermal nitridation of the gate oxide layer results in nitrogen incorporation at the silicon/oxide interface, which increases the ability of the gate oxide layer to suppress boron penetration but can result in transconductance loss.
- Another method of forming a nitrided gate oxide layer is by remote plasma nitridation by exposing the surface of the oxide layer to a plasma generated species of nitrogen. This results in the polysilicon/oxide interface being nitridized as opposed to the gate oxide/silicon interface, thus avoiding transconductance loss. However, data indicates that the plasma nitridation may not be scaleable below 25 angstroms for integrated circuit (IC) devices with high processing thermal budgets such as DRAMS or flash devices due to the loss of integrity of the gate oxide as well as the loss of transconductance due to the proximity of nitrogen to the gate oxide-silicon interface.
- Another conventional method to incorporate nitrogen into the gate oxide layer is to form a composite gate dielectric layer comprising a silicon nitride layer and an oxide layer. An issue with forming such a composite gate oxide is that the interface between the silicon nitride and oxide layers typically requires rigorous post-treatment processing to eliminate potential sources of charge trapping. In addition, composite gate dielectrics that comprise nitride and thermal oxides have limitations due to the total effective oxide thickness that can be achieved due to poor nucleation of nitride on oxide. This requires the formation of a relatively thick nitride layer resulting in an overall effective oxide thickness that is higher than that which is considered as usable.
- Thus, a need exists for a nitride barrier layer that avoids such problems.
- The present invention provides methods for forming a nitride barrier film layer useful in fabrication of semiconductor devices such as gate structures. The nitride layer is particularly useful as a barrier to boron diffusion into an oxide film.
- In one aspect, the invention provides methods for forming a nitride barrier layer over a dielectric (oxide) substrate. The dielectric layer is exposing to a silicon-containing species under low partial pressure, high vacuum to nucleate the surface of the dielectric layer and deposit a thin layer of silicon, which is then exposed to a nitrogen-containing species to nitridize the silicon and form a silicon nitride barrier layer. The silicon-containing species can be deposited, for example, by plasma enhanced chemical vapor deposition, low pressure chemical vapor deposition, rapid thermal chemical vapor deposition, among other processes. The silicon layer can comprise polysilicon or amorphous silicon. In an embodiment of the method, an oxide layer is irradiated with a silicon-containing species at a low partial pressure of about 10−2 Torr (10 mTorr) or less to selectively deposit a thin layer of silicon onto the oxide surface, preferably about 10 to about 20 angstroms thick. The silicon layer can then be thermally annealed in a nitrogen-containing species at a preferred temperature of about 700° C. to about 900° C., or exposed to a plasma source of nitrogen to nitridize the silicon. The plasma nitrogen can be produced, for example, by a downstream microwave system, an electron cyclotron residence system, an inductive coupled plasma system, a radio frequency (RF) system, among others.
- In another aspect, the invention provides methods for forming a semiconductor device. In one embodiment, the method comprises exposing a dielectric layer disposed on a silicon substrate to a silicon-containing species under a low partial pressure of about 10−2 Torr or less, and a flow rate of less than 100 sccm to deposit a layer of about 10 to about 20 angstroms silicon; and exposing the silicon layer to a nitrogen-containing species to nitridize the silicon and form a silicon nitride barrier layer. The silicon layer can be thermally annealed in a nitrogen-containing species, preferably at a temperature of about 700° C. to about 900° C., or exposed to a plasma source of a nitrogen-containing species.
- In another aspect, the invention provides methods for forming a gate electrode. In one embodiment, the method comprises exposing a gate oxide (dielectric) layer disposed on a silicon substrate to a silicon-containing species at a low partial pressure of about 10−2 Torr or less to deposit a layer of about 10 to about 20 angstroms silicon; and exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer. In one embodiment, the silicon layer can be thermally annealed in a nitrogen-containing species, preferably at a temperature of about 700° C. to about 900° C. In another embodiment, the silicon layer can be exposed to a plasma source of nitrogen. The method can further comprise forming a conductive polysilicon layer comprising a boron dopant over the nitride barrier layer, and additional layers as desired including, for example, a metal silicide layer such as tungsten silicide (WSix), a barrier layer such as titanium nitride (TiN), a conductive metal layer such as tungsten (W), and an insulative nitride cap. The nitride barrier layer inhibits passage of boron from the conductive polysilicon layer into the gate oxide layer.
- In another aspect, the invention provides a nitride barrier layer. The barrier layer comprises a nitridized silicon layer of about 10 to about 20 angstroms formed on an oxide layer by irradiating the oxide layer with a silicon-containing species under a low partial pressure of about 10−2 Torr or less, and nitridizing the silicon layer to silicon nitride by exposure to a nitrogen-containing species. In one embodiment, the nitride barrier layer comprises thermally annealed nitridized silicon having a thickness of about 10 to about 20 angstroms, and disposed adjacent an oxide layer. In another embodiment, the nitride barrier layer comprises a plasma nitrogen annealed silicon layer.
- In yet another aspect, the invention provides a semiconductor device. The device comprises a semiconductor substrate comprising silicon, an oxide layer disposed adjacent to the semiconductor substrate, and a diffusion barrier layer of about 10 to about 20 angstroms disposed adjacent the oxide layer and comprising a nitridized silicon layer formed by irradiating an oxide layer with a silicon-containing species under low partial pressure of about 10−2 Torr or less, and nitridizing the silicon to silicon nitride by exposure to a nitrogen-containing species. In one embodiment, the semiconductor device comprises a diffusion barrier layer comprising a thin layer of nitrogen annealed silicon, the silicon being thermally annealed or plasma annealed in a nitrogen-containing species.
- In a further aspect, the invention provides a gate electrode. The gate electrode comprises a gate oxide layer disposed adjacent to a semiconductor substrate, typically silicon, and a diffusion barrier layer disposed adjacent the gate oxide layer; the diffusion barrier layer having a thickness of about 10 to about 20 angstroms and comprising a nitridized silicon layer formed by irradiating the gate oxide layer with a silicon-containing species under low partial pressure (about 10−2 Torr or less), and nitridizing the silicon to silicon nitride by exposure to a nitrogen-containing species. In one embodiment, the diffusion barrier layer of the gate electrode comprises silicon thermally annealed in a nitrogen-containing species. In another embodiment, the gate electrode comprises a diffusion barrier comprising a plasma nitrogen annealed silicon.
- The invention advantageously provides an improved interface between a silicon nitride barrier layer and an underlying dielectric (oxide) layer, having less traps and requiring less post treatment (e.g., oxidation) of the gate dielectric. In addition, the invention achieves a relatively thin nitride layer thus decreasing the effective oxide thickness as compared to conventionally used methods.
- Preferred embodiments of the invention are described below with reference to the following accompanying drawings, which are for illustrative purposes only. Throughout the following views, the reference numerals will be used in the drawings, and the same reference numerals will be used throughout the several views and in the description to indicate same or like parts.
- FIG. 1 is a diagrammatic cross-sectional view of a semiconductor wafer fragment at a preliminary step of a processing sequence.
- FIGS.2-4 are views of the wafer fragment of FIG. 1 at subsequent and sequential processing steps, showing fabrication of a nitride barrier layer in a stacked gate electrode according to an embodiment of the method of the invention.
- The invention will be described generally with reference to the drawings for the purpose of illustrating the present preferred embodiments only and not for purposes of limiting the same. The figures illustrate processing steps for use in the fabrication of semiconductor devices in accordance with the present invention. It should be readily apparent that the processing steps are only a portion of the entire fabrication process.
- In the current application, the terms “semiconductive wafer fragment” or “wafer fragment” or “wafer” will be understood to mean any construction comprising semiconductor material, including but not limited to bulk semiconductive materials such as a semiconductor wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure including, but not limited to, the semiconductive wafer fragments or wafers described above.
- An embodiment of a method of the present invention is described with reference to FIGS.1-4, in a method of forming a gate electrode in a stacked configuration. The gate electrode generally comprises a stack of materials including a gate oxide (dielectric), a conductively doped polysilicon, and can further include a metal silicide layer, a barrier layer, a conductive layer, and an insulative cap.
- While the concepts of the invention are conducive to the fabrication of gate electrodes, the concepts described herein can be applied to other semiconductor devices that would likewise benefit from the fabrication of a nitride barrier film as described herein. Therefore, the depiction of the invention in reference to the manufacture of a stacked gate configuration is not meant to limit the extent to which one skilled in the art might apply the concepts taught herein.
- Referring to FIG. 1, a portion of a
semiconductor wafer 10 is shown at a preliminary processing step. Thewafer fragment 10 in progress can comprise a semiconductor wafer substrate or the wafer along with various process layers formed thereon, including one or more semiconductor layers or other formations, and active or operable portions of semiconductor devices. - The
wafer fragment 10 is shown as comprising asemiconductor substrate 12, an exemplary substrate being a bulk substrate material of semiconductive or semiconductor material, for example, monocrystalline silicon. Thesubstrate 12 is provided withisolation regions 14 formed therein, for example, shallow trench isolation regions. A gate oxide (dielectric)layer 16 overlies thesubstrate 12. Thegate oxide layer 16 can comprise, for example, silicon dioxide (SiO2), tantalum pentoxide (Ta2O5), hafnium dioxide (HfO2), and aluminum trioxide (Al2O3), among others. Thegate oxide layer 16 can be formed by conventional methods, and is typically an oxide layer grown directly on the basesilicon substrate material 12, but can also be a deposited layer. - According to the invention, the
gate oxide layer 14 is irradiated with a silicon-containing species under low partial pressure, high vacuum conditions to deposit (nucleate) athin layer 18 of silicon onto thesurface 16 of thegate oxide layer 14, as shown in FIG. 2. The silicon layer can comprise polysilicon or amorphous silicon. The processing conditions results in asilicon layer 18 that is thinner than can be achieved under standard silicon growth conditions, i.e., a temperature greater than 600° C., and a pressure greater than 100 mTorr, with SiH2, Si2H7, or dichlorosilane (DCS, SiH2Cl2). Preferably, thesilicon layer 18 is less than about 30 angstroms, preferably about 10 to about 20 angstroms thick. Exemplary silicon source materials include SiH2Cl2, silicon tetrachloride (SiCl4), and a silicon that contains a hydride such as silane (SiH4), and disilane (Si2H6). The silicon material can be deposited as a layer utilizing any known deposition process including plasma enhanced chemical vapor deposition (PECVD), low pressure chemical vapor deposition (LPCVD), and rapid thermal chemical vapor deposition (RTCVD). - Preferably, the silicon material is deposited using a thermal deposition process. Processing conditions include a low partial pressure of about 10−2 Torr or less, preferably about 10−2 to about 10−7 Torr, preferably about 10−3 to about 10−5 Torr, a temperature of about 500° C. to about 700° C., with a flow rate of the silicon-containing species of less than 100 sccm, preferably about 1 sccm to about 50 sccm, for a duration of about 1 second to about 5 minutes.
- Referring to FIG. 3, the
silicon layer 18 is then nitridized to convert the silicon to silicon nitride (SiNx) 20 by exposure to a nitrogen-containing gas using conventional methods. Such conventional methods include a rapid thermal nitridization (RTN), and plasma nitridization, among others. Examples of nitrogen-containing gases for use in such methods include nitrogen (N2), ammonia (NH3), nitrogen trifluoride (NF3), nitrogen oxides (NOx), and an N2/He mixture in plasma. The use of a plasma source of nitrogen-containing gas is preferred. - The nitridation of the
silicon layer 18 takes place under conditions that are optimal for nitridation of silicon. An example and preferred rapid thermal nitridization includes exposing the silicon layer to ammonia (NH3) or other nitrogen-containing ambient at a temperature of about 700° C. to about 900° C., a pressure of about 1 to about 760 Torr, with a flow rate of about 100 sccm to about 10,000 sccm, for a duration of about 1 second to about 180 minutes. The partial pressure of the nitrogen-containing ambient can range from a low partial pressure, for example, of about 1 to about 10 Torr, up to full atmospheric pressure to optimize processing as desired. - In a plasma nitridization of the
silicon layer 18, the plasma stream can be produced by a variety of plasma sources, such as a downstream microwave system, an electron cyclotron residence (ECR) system, an inductive coupled plasma (ICP) system, a radio frequency (RF) system, among others. Exemplary plasma nitridization processes comprise exposing thewafer 10 to a remote microwave plasma source of nitrogen or an inductive coupled plasma (ICP) at a pressure of about 1 to about 20 Torr. The plasma typically comprises the nitrogen-containing gas, preferably nitrogen (N2) or ammonia (NH3), and an inert gas such as helium or argon to increase the plasma density. - The resulting
nitride layer 20 functions as a barrier to inhibit the passage of boron through the gate dielectric layer from an overlying boron-doped gate polysilicon layer into thesubstrate 12. - The structure can then be processed by conventional methods to complete the gate electrode. An example of a gate stack comprises a
gate oxide layer 16, a dopedpolysilicon layer 22, abarrier layer 24 such as tungsten nitride (WN), alayer 26 of tungsten or other conductive metal, and anitride cap 28, as shown in FIG. 4. Another example of a gate stack (not shown) comprises a gate oxide, a doped polysilicon, tungsten silicide (WSix), titanium silicide (TiSix), cobalt silicide (CoSix), and a nitride cap. The gate layers can then be patterned and etched utilizing photolithographic processing (i.e., by dry etching) to form atransistor gate stack 30, as shown.Sidewalls 32 are provided adjacent the transistor gate, and can comprise, for example, silicon dioxide or silicon nitride. - Thereafter, a dopant implantation, typically with an n-type conductivity-enhancing dopant, can be performed to form the source/drain (S/D)
regions 34 in thesilicon substrate 12 proximate thegate 30. The source/drain regions together with the gate form an operative field effect transistor device. - In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Claims (72)
1. A method of forming a nitride barrier layer, comprising the steps of:
exposing a dielectric layer to a silicon-containing species under low partial pressure to deposit a layer of silicon thereon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
2. The method of claim 1 , wherein the dielectric layer is exposed to the silicon-containing species at a partial pressure of about 10−2 Torr or less.
3. The method of claim 1 , wherein the dielectric layer is exposed to the silicon-containing species at pressure of about 10−2 to about 10−7 Torr.
4. The method of claim 2 , wherein the dielectric layer is exposed to the silicon-containing species at a temperature of about 500° C. to about 700° C.
5. A method of forming a nitride barrier layer, comprising the steps of:
irradiating a dielectric layer with a silicon-containing species under low partial pressure to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
6. The method of claim 5 , wherein the silicon layer has a thickness of about 10 to about 30 angstroms.
7. A method of forming a nitride barrier layer, comprising the steps of:
exposing a dielectric layer to a silicon-containing species under low partial pressure to deposit a layer of about 10 to about 30 angstroms silicon thereon; and
nitridizing the silicon layer in a nitrogen-containing species to form a silicon nitride barrier layer.
8. A method of forming a nitride barrier layer, comprising the steps of:
exposing a surface of a dielectric layer to a silicon-containing species at a low partial pressure to nucleate the surface of the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
9. A method of forming a nitride barrier layer, comprising the steps of:
exposing a dielectric layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less to deposit a layer of about 10 to about 30 angstroms silicon thereon; and
nitridizing the silicon layer to form a silicon nitride barrier layer.
10. The method of claim 9 , wherein the dielectric layer is exposed to the silicon-containing species at a temperature of about 500° C. to about 700° C.
11. The method of claim 9 , wherein the silicon-containing species is selected from the group consisting of dichlorosilane, silicon tetrachloride, silane, and disilane.
12. The method of claim 9 , wherein the step of exposing the dielectric layer to the silicon-containing species is by plasma enhanced chemical vapor deposition, low pressure chemical vapor deposition, or rapid thermal chemical vapor deposition.
13. The method of claim 9 , wherein the silicon-containing species is deposited by rapid thermal chemical vapor deposition at about 500° C. to about 700° C.
14. The method of claim 9 , wherein the dielectric layer comprises silicon dioxide.
15. The method of claim 9 , wherein the dielectric layer comprises a dielectric material selected from the group consisting of tantalum pentoxide, hafnium dioxide, and aluminum trioxide.
16. A method of forming a nitride barrier layer, comprising the steps of:
exposing a dielectric layer to a silicon-containing species at a partial pressure of about 10−2 to about 10−7 to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
17. A method of forming a nitride barrier layer, comprising the steps of:
exposing a dielectric layer to a silicon-containing species at a partial pressure of about 10−2 to about 10−7, a temperature of about 500° C. to about 700° C., and a duration of about 1 second to about 5 minutes, to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
18. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
thermally annealing the silicon layer in a nitrogen-containing species.
19. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a nitrogen-containing species at a temperature of about 700° C. to about 900° C. to nitridize the silicon layer.
20. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a nitrogen-containing species at a temperature of about 700° C. to about 900° C., a pressure of about 1 to about 760 Torr, and a flow rate of about 100 to about 10,000 sccm, for about 1 second to about 180 minutes to nitridize the silicon layer.
21. The method of claim 20 , wherein the nitrogen-containing species is selected from the group consisting of nitrogen, ammonia, nitrogen trifluoride, nitrogen oxide, and a nitrogen-helium mixture.
22. The method of claim 21 , wherein the silicon layer is exposed to a plasma source of nitrogen.
23. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a plasma source of a nitrogen-containing species to nitridize the silicon layer.
24. The method of claim 23 , wherein the plasma source of the nitrogen-containing species is produced by a downstream microwave system, an electron cyclotron residence system, an inductive coupled plasma system, or a radio frequency system.
25. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a remote microwave plasma source of a nitrogen-containing species at a pressure of about 1 to about 20 Torr to nitridize the silicon layer.
26. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a remote microwave plasma source of a nitrogen-containing species at a pressure of about 1 to about 20 Torr, and a temperature of about 700° C. to about 900° C. to nitridize the silicon layer.
27. A method of forming a nitride barrier layer, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to an inductive coupled plasma source of a nitrogen-containing species at a pressure of about 1 to about 20 Torr to nitridize the silicon layer.
28. A method of forming a semiconductor device, comprising the steps of:
irradiating a dielectric layer disposed on a silicon substrate with a silicon-containing species under low partial pressure to nucleate the dielectric layer with a layer of silicon; and
nitridizing the silicon layer.
29. The method of claim 28 , wherein the step of irradiating the dielectric layer with the silicon-containing species is at a partial pressure about 10−2 Torr or less.
30. The method of claim 29 , wherein the step of irradiating the dielectric layer is at a partial pressure of about 10−2 to about 10−7 Torr.
31. The method of claim 29 , wherein the silicon-containing species is selected from the group consisting of dichlorosilane, silicon tetrachloride, silane, and disilane.
32. The method of claim 28 , wherein the step of irradiating the dielectric layer with the silicon-containing species is by plasma enhanced chemical vapor deposition, low pressure chemical vapor deposition, or rapid thermal chemical vapor deposition.
33. The method of claim 28 , wherein the step of irradiating the dielectric layer with the silicon-containing species is by rapid thermal chemical vapor deposition at a temperature of about 500° C. to about 700° C.
34. The method of claim 28 , wherein the dielectric layer comprises silicon dioxide.
35. The method of claim 28 , wherein the dielectric layer comprises a dielectric material selected from the group consisting of tantalum pentoxide, hafnium dioxide, and aluminum trioxide.
36. A method of forming a semiconductor device, comprising the steps of:
exposing a dielectric layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 Torr or less to nucleate the dielectric layer with a layer of silicon; and
nitridizing the silicon layer in a nitrogen-containing species.
37. A method of forming a semiconductor device, comprising the steps of:
exposing an oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 Torr or less to nucleate the dielectric layer with a layer of silicon; and
thermally annealing the silicon layer in a nitrogen-containing gas.
38. A method of forming a semiconductor device, comprising the steps of:
exposing an oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 Torr or less to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species at a temperature of about 700° C. to about 900° C. to nitridize the silicon layer.
39. A method of forming a semiconductor device, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low partial pressure to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a plasma source of a nitrogen-containing species to nitridize the silicon layer.
40. The method of claim 39 , wherein the plasma source of the nitrogen-containing species is produced by a downstream microwave system, an electron cyclotron residence system, an inductive coupled plasma system, or a radio frequency system.
41. A method of forming a semiconductor device, comprising the steps of:
depositing a silicon layer onto a dielectric layer by exposing the dielectric layer to a silicon-containing species under low a partial pressure of about 10−2 Torr or less to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a remote microwave plasma source of a nitrogen-containing species at a pressure of about 1 to about 20 Torr to nitridize the silicon layer.
42. A method of forming a gate electrode, comprising the steps of:
exposing a gate oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 Torr or less to nucleate the dielectric layer with a layer silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
43. A method of forming a gate electrode, comprising the steps of:
exposing a gate oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 to about 10−7 to nucleate the dielectric layer with a layer of silicon; and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
44. A method of forming a gate electrode, comprising the steps of:
exposing a gate oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 to about 10−7, a temperature of about 500° C. to about 700° C., and a duration of about 1 second to about 5 minutes, to nucleate the dielectric layer with a layer of silicon and
exposing the silicon layer to a nitrogen-containing species to form a silicon nitride barrier layer.
45. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the gate oxide layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less; and
thermally annealing the silicon layer in a nitrogen-containing species.
46. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the gate oxide layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less; and
exposing the silicon layer to a nitrogen-containing species at a temperature of about 700° C. to about 900° C. to nitridize the silicon layer to a silicon nitride layer.
47. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the dielectric layer to a silicon-containing species under low partial pressure; and
exposing the silicon layer to a nitrogen-containing species at a temperature of about 700° C. to about 900° C., a pressure of about 1 to about 760 Torr, a flow rate of about 100 to about 10,000 sccm, for about 1 second to about 180 minutes to nitridize the silicon layer.
48. The method of claim 47 , wherein the nitrogen-containing species is selected from the group consisting of nitrogen, ammonia, nitrogen trifluoride, nitrogen oxide, and a mixture of nitrogen and helium.
49. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the dielectric layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less; and
exposing the silicon layer to a plasma source of a nitrogen-containing species to nitridize the silicon layer.
50. The method of claim 49 , wherein the plasma source of the nitrogen-containing species is produced by a downstream microwave system, an electron cyclotron residence system, an inductive coupled plasma system, or a radio frequency system.
51. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the dielectric layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less; and
exposing the silicon layer to a remote microwave plasma source of a nitrogen-containing species at a temperature of about 700° C. to about 900° C., and a pressure of about 1 to about 20 Torr to nitridize the silicon layer.
52. A method of forming a gate electrode, comprising the steps of:
depositing a silicon layer onto a gate oxide layer disposed on a silicon substrate by exposing the dielectric layer to a silicon-containing species at a partial pressure of about 10−2 Torr or less; and
exposing the silicon layer to an inductive coupled plasma source of a nitrogen-containing species at a pressure of about 1 to about 20 Torr to nitridize the silicon layer.
53. A method of forming a gate electrode, comprising the steps of:
exposing a gate oxide layer disposed on a silicon substrate to a silicon-containing species at a partial pressure of about 10−2 to about 10−7 to nucleate the dielectric layer with a layer of silicon;
nitridizing the silicon layer in a nitrogen-containing species to form a silicon nitride barrier layer; and
forming a conductive polysilicon layer comprising a conductivity enhancing dopant over the nitride barrier layer; wherein the nitride barrier layer inhibits passage of the dopant from the conductive polysilicon layer therethrough.
54. The method of claim 53 , wherein the polysilicon layer comprises a boron dopant.
55. The method of claim 53 , further comprising:
forming an insulative nitride cap over the conductive polysilicon layer; and
patterning the layers to form a gate stack.
56. The method of claim 53 , further comprising:
forming a barrier layer over the doped polysilicon layer;
forming a conductive metal layer over the barrier layer;
forming an insulative nitride cap over the conductive metal layer; and
patterning the layers to form a gate stack.
57. The method of claim 53 , further comprising:
forming a metal silicide layer over the doped polysilicon layer;
forming an insulative nitride cap over the metal silicide layer; and
patterning the layers to form a gate stack.
58. A nitride barrier layer, comprising:
a nitridized silicon layer of less than about 30 angstroms disposed on an oxide layer, and formed by irradiation of the oxide layer with a silicon-containing species under low partial pressure in the presence of a nitrogen-containing species.
59. A nitride barrier layer, comprising: a nitridized silicon layer having a thickness of less than about 30 angstroms, and disposed adjacent an oxide layer.
60. A nitride barrier layer, comprising: an annealed nitridized silicon layer having a thickness of less than about 30 angstroms, and disposed adjacent an oxide layer.
61. The barrier layer of claim 60 , wherein the barrier layer is thermally annealed.
62. The barrier layer of claim 60 , wherein the barrier layer is plasma annealed.
63. A semiconductor device comprising:
a semiconductor substrate comprising silicon;
an oxide layer disposed adjacent to the semiconductor substrate; and
a diffusion barrier layer disposed adjacent the oxide layer; the diffusion barrier layer having a thickness of less than about 30 angstroms, and comprising a nitridized silicon layer formed by irradiation of an oxide layer with a silicon-containing species under low partial pressure in the presence of a nitrogen-containing species,
64. A semiconductor device comprising:
a semiconductor substrate comprising silicon;
an oxide layer disposed adjacent to the semiconductor substrate; and
a diffusion barrier layer disposed adjacent the oxide layer, and comprising nitridized silicon having a thickness of about 10 to about 20 angstroms.
65. A semiconductor device comprising:
a semiconductor substrate comprising silicon;
an oxide layer disposed adjacent to the semiconductor substrate; and
a diffusion barrier layer disposed adjacent the oxide layer, and comprising nitrogen annealed silicon and having a thickness of about 10 to about 20 angstroms.
66. The device of claim 65 , wherein the diffusion barrier layer comprises plasma annealed silicon.
67. The device of claim 65 , wherein the diffusion barrier layer comprises thermally annealed silicon.
68. A gate electrode, comprising:
a gate oxide layer disposed adjacent to a semiconductor substrate; and
a diffusion barrier layer disposed adjacent the gate oxide layer; the diffusion barrier layer having a thickness of about 10 to about 20 angstroms and comprising a nitridized silicon layer deposited by irradiating an oxide layer with a silicon-containing species under low partial pressure, and nitridizing the silicon layer by exposure to a nitrogen-containing species.
69. A gate electrode, comprising:
a gate oxide layer disposed adjacent to a semiconductor substrate; and
a diffusion barrier layer disposed adjacent the oxide layer, and comprising a nitridized silicon layer having a thickness of about 10 to about 20 angstroms.
70. A gate electrode, comprising:
a gate oxide layer disposed adjacent to a semiconductor substrate; and
a diffusion barrier layer disposed adjacent the oxide layer, and comprising nitrogen annealed silicon and having a thickness of about 10 to about 20 angstroms.
71. The electrode of claim 70 , wherein the diffusion barrier layer comprises plasma annealed silicon.
72. The electrode of claim 70 , wherein the diffusion barrier layer comprises thermally annealed silicon.
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/935,255 US20030040171A1 (en) | 2001-08-22 | 2001-08-22 | Method of composite gate formation |
US10/236,841 US20030052377A1 (en) | 2001-08-22 | 2002-09-06 | Method of composite gate formation |
US10/931,840 US7247920B2 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US10/932,130 US20050032393A1 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US11/513,658 US7576398B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,880 US7323756B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,659 US20060289950A1 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,663 US7323755B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/935,255 US20030040171A1 (en) | 2001-08-22 | 2001-08-22 | Method of composite gate formation |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/236,841 Division US20030052377A1 (en) | 2001-08-22 | 2002-09-06 | Method of composite gate formation |
US10/932,130 Division US20050032393A1 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030040171A1 true US20030040171A1 (en) | 2003-02-27 |
Family
ID=25466795
Family Applications (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/935,255 Abandoned US20030040171A1 (en) | 2001-08-22 | 2001-08-22 | Method of composite gate formation |
US10/236,841 Abandoned US20030052377A1 (en) | 2001-08-22 | 2002-09-06 | Method of composite gate formation |
US10/932,130 Abandoned US20050032393A1 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US10/931,840 Expired - Lifetime US7247920B2 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US11/513,663 Expired - Lifetime US7323755B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,658 Expired - Lifetime US7576398B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,659 Abandoned US20060289950A1 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,880 Expired - Lifetime US7323756B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
Family Applications After (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/236,841 Abandoned US20030052377A1 (en) | 2001-08-22 | 2002-09-06 | Method of composite gate formation |
US10/932,130 Abandoned US20050032393A1 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US10/931,840 Expired - Lifetime US7247920B2 (en) | 2001-08-22 | 2004-09-01 | Method of composite gate formation |
US11/513,663 Expired - Lifetime US7323755B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,658 Expired - Lifetime US7576398B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,659 Abandoned US20060289950A1 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
US11/513,880 Expired - Lifetime US7323756B2 (en) | 2001-08-22 | 2006-08-31 | Method of composite gate formation |
Country Status (1)
Country | Link |
---|---|
US (8) | US20030040171A1 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040036119A1 (en) * | 2002-08-26 | 2004-02-26 | Tang Sanh D. | Cross diffusion barrier layer in polysilicon |
US20040043638A1 (en) * | 2002-08-30 | 2004-03-04 | Fujitsu Amd Semiconductor Limited | Semiconductor memory device and method for manufacturing semiconductor device |
US20040071878A1 (en) * | 2002-08-15 | 2004-04-15 | Interuniversitair Microelektronica Centrum (Imec Vzw) | Surface preparation using plasma for ALD Films |
US20060024959A1 (en) * | 2004-07-30 | 2006-02-02 | Applied Materials, Inc. | Thin tungsten silicide layer deposition and gate metal integration |
US20060160363A1 (en) * | 2005-01-17 | 2006-07-20 | International Business Machines Corporation | Shallow trench isolation formation |
US20060258164A1 (en) * | 2004-04-27 | 2006-11-16 | Manning H M | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20060264056A1 (en) * | 2004-04-27 | 2006-11-23 | Manning H M | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20070052054A1 (en) * | 2005-08-24 | 2007-03-08 | Micron Technology, Inc. | CMOS imager with nitrided gate oxide and method of fabrication |
US20080233690A1 (en) * | 2007-03-21 | 2008-09-25 | Chen-Hua Yu | Method of Selectively Forming a Silicon Nitride Layer |
US20130140646A1 (en) * | 2002-08-26 | 2013-06-06 | Round Rock Research, Llc | Transistor with reduced depletion field width |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3781666B2 (en) * | 2001-11-29 | 2006-05-31 | エルピーダメモリ株式会社 | Method for forming gate electrode and gate electrode structure |
US20030124783A1 (en) * | 2001-12-28 | 2003-07-03 | Rotondaro Antonio L. P. | System for creating ultra-shallow dopant profiles |
US6767847B1 (en) * | 2002-07-02 | 2004-07-27 | Taiwan Semiconductor Manufacturing Company | Method of forming a silicon nitride-silicon dioxide gate stack |
KR100486248B1 (en) * | 2002-07-09 | 2005-05-03 | 삼성전자주식회사 | Method of fabricating semiconductor device including silicon oxide layer |
KR100482758B1 (en) * | 2002-12-12 | 2005-04-14 | 주식회사 하이닉스반도체 | Method of manufacturing a semiconductor device |
US6992370B1 (en) | 2003-09-04 | 2006-01-31 | Advanced Micro Devices, Inc. | Memory cell structure having nitride layer with reduced charge loss and method for fabricating same |
KR100714481B1 (en) * | 2005-07-15 | 2007-05-04 | 삼성전자주식회사 | Semiconductor device and semiconductor device fabrication method |
JP5283833B2 (en) * | 2005-09-29 | 2013-09-04 | 株式会社東芝 | Manufacturing method of semiconductor device |
JP4861204B2 (en) * | 2007-01-22 | 2012-01-25 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8337950B2 (en) * | 2007-06-19 | 2012-12-25 | Applied Materials, Inc. | Method for depositing boron-rich films for lithographic mask applications |
WO2009012067A1 (en) * | 2007-07-13 | 2009-01-22 | Applied Materials, Inc. | Boron derived materials deposition method |
US7989329B2 (en) * | 2007-12-21 | 2011-08-02 | Applied Materials, Inc. | Removal of surface dopants from a substrate |
US8148269B2 (en) * | 2008-04-04 | 2012-04-03 | Applied Materials, Inc. | Boron nitride and boron-nitride derived materials deposition method |
KR20090126520A (en) * | 2008-06-04 | 2009-12-09 | 삼성전자주식회사 | Method of fabricating semiconductor device and semiconductor device produced by the same |
GB0901589D0 (en) * | 2009-01-30 | 2009-03-11 | Omar Ralph M | Improvements relating to multifunction authentication systems |
US8895352B2 (en) * | 2009-06-02 | 2014-11-25 | International Business Machines Corporation | Method to improve nucleation of materials on graphene and carbon nanotubes |
US9388494B2 (en) * | 2012-06-25 | 2016-07-12 | Novellus Systems, Inc. | Suppression of parasitic deposition in a substrate processing system by suppressing precursor flow and plasma outside of substrate region |
CN103578998B (en) * | 2012-07-30 | 2016-06-08 | 上海华虹宏力半导体制造有限公司 | Prevent the method that in PMOS device technique, grid polycrystalline silicon exhausts |
CN103681341B (en) * | 2012-09-21 | 2016-04-13 | 上海华虹宏力半导体制造有限公司 | Suppress the method for PMOS device threshold voltage shift |
WO2014142795A1 (en) | 2013-03-11 | 2014-09-18 | Intel Corporation | Low voltage avalanche photodiode with re-entrant mirror for silicon based photonic integrated circuits |
CN110047832B (en) | 2018-01-16 | 2021-11-02 | 联华电子股份有限公司 | Semiconductor memory device and method of manufacturing the same |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138401A (en) * | 1987-08-24 | 1992-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Electronic devices utilizing superconducting materials |
US5258333A (en) * | 1992-08-18 | 1993-11-02 | Intel Corporation | Composite dielectric for a semiconductor device and method of fabrication |
US5563093A (en) * | 1993-01-28 | 1996-10-08 | Kawasaki Steel Corporation | Method of manufacturing fet semiconductor devices with polysilicon gate having large grain sizes |
US5837598A (en) * | 1997-03-13 | 1998-11-17 | Lsi Logic Corporation | Diffusion barrier for polysilicon gate electrode of MOS device in integrated circuit structure, and method of making same |
US5923999A (en) * | 1996-10-29 | 1999-07-13 | International Business Machines Corporation | Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device |
US6005807A (en) * | 1998-09-16 | 1999-12-21 | Winbond Electronics Corp. | Method and apparatus for self-aligned memory cells and array using source side injection |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6203613B1 (en) * | 1999-10-19 | 2001-03-20 | International Business Machines Corporation | Atomic layer deposition with nitrate containing precursors |
US6297095B1 (en) * | 2000-06-16 | 2001-10-02 | Motorola, Inc. | Memory device that includes passivated nanoclusters and method for manufacture |
US6323114B1 (en) * | 1998-11-24 | 2001-11-27 | Texas Instruments Incorporated | Stacked/composite gate dielectric which incorporates nitrogen at an interface |
US6410968B1 (en) * | 2000-08-31 | 2002-06-25 | Micron Technology, Inc. | Semiconductor device with barrier layer |
US6531364B1 (en) * | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
US6544908B1 (en) * | 2000-08-30 | 2003-04-08 | Micron Technology, Inc. | Ammonia gas passivation on nitride encapsulated devices |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
US6596595B1 (en) * | 1998-02-26 | 2003-07-22 | Micron Technology, Inc. | Forming a conductive structure in a semiconductor device |
US6998303B2 (en) * | 2002-08-08 | 2006-02-14 | Fujitsu Limited | Manufacture method for semiconductor device with patterned film of ZrO2 or the like |
US20080268634A1 (en) * | 2007-04-24 | 2008-10-30 | Yang Haining S | Dopant diffusion barrier layer to prevent out diffusion |
US7465617B2 (en) * | 2002-07-09 | 2008-12-16 | Samsung Electronics Co., Ltd. | Method of fabricating a semiconductor device having a silicon oxide layer, a method of fabricating a semiconductor device having dual spacers, a method of forming a silicon oxide layer on a substrate, and a method of forming dual spacers on a conductive material layer |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5634974A (en) * | 1995-11-03 | 1997-06-03 | Micron Technologies, Inc. | Method for forming hemispherical grained silicon |
US5939333A (en) * | 1996-05-30 | 1999-08-17 | Micron Technology, Inc. | Silicon nitride deposition method |
US5939763A (en) * | 1996-09-05 | 1999-08-17 | Advanced Micro Devices, Inc. | Ultrathin oxynitride structure and process for VLSI applications |
US6228779B1 (en) * | 1998-11-06 | 2001-05-08 | Novellus Systems, Inc. | Ultra thin oxynitride and nitride/oxide stacked gate dielectrics fabricated by high pressure technology |
-
2001
- 2001-08-22 US US09/935,255 patent/US20030040171A1/en not_active Abandoned
-
2002
- 2002-09-06 US US10/236,841 patent/US20030052377A1/en not_active Abandoned
-
2004
- 2004-09-01 US US10/932,130 patent/US20050032393A1/en not_active Abandoned
- 2004-09-01 US US10/931,840 patent/US7247920B2/en not_active Expired - Lifetime
-
2006
- 2006-08-31 US US11/513,663 patent/US7323755B2/en not_active Expired - Lifetime
- 2006-08-31 US US11/513,658 patent/US7576398B2/en not_active Expired - Lifetime
- 2006-08-31 US US11/513,659 patent/US20060289950A1/en not_active Abandoned
- 2006-08-31 US US11/513,880 patent/US7323756B2/en not_active Expired - Lifetime
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138401A (en) * | 1987-08-24 | 1992-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Electronic devices utilizing superconducting materials |
US5258333A (en) * | 1992-08-18 | 1993-11-02 | Intel Corporation | Composite dielectric for a semiconductor device and method of fabrication |
US5563093A (en) * | 1993-01-28 | 1996-10-08 | Kawasaki Steel Corporation | Method of manufacturing fet semiconductor devices with polysilicon gate having large grain sizes |
US5923999A (en) * | 1996-10-29 | 1999-07-13 | International Business Machines Corporation | Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device |
US5837598A (en) * | 1997-03-13 | 1998-11-17 | Lsi Logic Corporation | Diffusion barrier for polysilicon gate electrode of MOS device in integrated circuit structure, and method of making same |
US6596595B1 (en) * | 1998-02-26 | 2003-07-22 | Micron Technology, Inc. | Forming a conductive structure in a semiconductor device |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6531364B1 (en) * | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
US6005807A (en) * | 1998-09-16 | 1999-12-21 | Winbond Electronics Corp. | Method and apparatus for self-aligned memory cells and array using source side injection |
US6323114B1 (en) * | 1998-11-24 | 2001-11-27 | Texas Instruments Incorporated | Stacked/composite gate dielectric which incorporates nitrogen at an interface |
US6203613B1 (en) * | 1999-10-19 | 2001-03-20 | International Business Machines Corporation | Atomic layer deposition with nitrate containing precursors |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
US6815805B2 (en) * | 2000-04-06 | 2004-11-09 | Micron Technology, Inc. | Method of fabricating an integrated circuit with a dielectric layer exposed to a hydrogen-bearing nitrogen source |
US6297095B1 (en) * | 2000-06-16 | 2001-10-02 | Motorola, Inc. | Memory device that includes passivated nanoclusters and method for manufacture |
US6544908B1 (en) * | 2000-08-30 | 2003-04-08 | Micron Technology, Inc. | Ammonia gas passivation on nitride encapsulated devices |
US6410968B1 (en) * | 2000-08-31 | 2002-06-25 | Micron Technology, Inc. | Semiconductor device with barrier layer |
US7465617B2 (en) * | 2002-07-09 | 2008-12-16 | Samsung Electronics Co., Ltd. | Method of fabricating a semiconductor device having a silicon oxide layer, a method of fabricating a semiconductor device having dual spacers, a method of forming a silicon oxide layer on a substrate, and a method of forming dual spacers on a conductive material layer |
US6998303B2 (en) * | 2002-08-08 | 2006-02-14 | Fujitsu Limited | Manufacture method for semiconductor device with patterned film of ZrO2 or the like |
US20080268634A1 (en) * | 2007-04-24 | 2008-10-30 | Yang Haining S | Dopant diffusion barrier layer to prevent out diffusion |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040071878A1 (en) * | 2002-08-15 | 2004-04-15 | Interuniversitair Microelektronica Centrum (Imec Vzw) | Surface preparation using plasma for ALD Films |
US7166896B2 (en) * | 2002-08-26 | 2007-01-23 | Micron Technology, Inc. | Cross diffusion barrier layer in polysilicon |
US20050032316A1 (en) * | 2002-08-26 | 2005-02-10 | Micron Technology, Inc. | Cross diffusion barrier layer in polysilicon |
US8816447B2 (en) * | 2002-08-26 | 2014-08-26 | Round Rock Research, Llc | Transistor with reduced depletion field width |
US20130140646A1 (en) * | 2002-08-26 | 2013-06-06 | Round Rock Research, Llc | Transistor with reduced depletion field width |
US20040036119A1 (en) * | 2002-08-26 | 2004-02-26 | Tang Sanh D. | Cross diffusion barrier layer in polysilicon |
US20070102753A1 (en) * | 2002-08-26 | 2007-05-10 | Micron Technology, Inc. | Cross diffusion barrier layer in gate structure |
US7214613B2 (en) * | 2002-08-26 | 2007-05-08 | Micron Technology, Inc. | Cross diffusion barrier layer in polysilicon |
US20040043638A1 (en) * | 2002-08-30 | 2004-03-04 | Fujitsu Amd Semiconductor Limited | Semiconductor memory device and method for manufacturing semiconductor device |
KR101018371B1 (en) | 2002-08-30 | 2011-03-02 | 스펜션 엘엘씨 | Semiconductor memory device and method for manufacturing semiconductor device |
US7098147B2 (en) * | 2002-08-30 | 2006-08-29 | Fujitsu Amd Semiconductor Limited | Semiconductor memory device and method for manufacturing semiconductor device |
US20060228899A1 (en) * | 2002-08-30 | 2006-10-12 | Fujitsu Amd Semiconductor Limited | Semiconductor memory device and method for manufacturing semiconductor device |
US7659211B2 (en) | 2004-04-27 | 2010-02-09 | Micron Technology, Inc. | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20060264057A1 (en) * | 2004-04-27 | 2006-11-23 | Manning H M | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US9236383B2 (en) | 2004-04-27 | 2016-01-12 | Micron Technology, Inc. | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20060264056A1 (en) * | 2004-04-27 | 2006-11-23 | Manning H M | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20060258164A1 (en) * | 2004-04-27 | 2006-11-16 | Manning H M | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US9064728B2 (en) * | 2004-04-27 | 2015-06-23 | Micron Technology, Inc. | Method and apparatus for fabricating a memory device with a dielectric etch stop layer |
US20060024959A1 (en) * | 2004-07-30 | 2006-02-02 | Applied Materials, Inc. | Thin tungsten silicide layer deposition and gate metal integration |
US20060220148A1 (en) * | 2005-01-17 | 2006-10-05 | International Business Machines Corporation | Shallow trench isolation formation |
US7652334B2 (en) | 2005-01-17 | 2010-01-26 | International Business Machines Corporation | Shallow trench isolation formation |
US7087531B1 (en) | 2005-01-17 | 2006-08-08 | International Business Machines Corporation | Shallow trench isolation formation |
US20060160363A1 (en) * | 2005-01-17 | 2006-07-20 | International Business Machines Corporation | Shallow trench isolation formation |
US7348634B2 (en) | 2005-01-17 | 2008-03-25 | International Business Machines Corporation | Shallow trench isolation formation |
US20080017932A1 (en) * | 2005-01-17 | 2008-01-24 | Toshiharu Furukawa | Shallow trench isolation formation |
US7728330B2 (en) | 2005-08-24 | 2010-06-01 | Aptina Imaging Corporation | CMOS imager with nitrided gate oxide and method of fabrication |
US20070052054A1 (en) * | 2005-08-24 | 2007-03-08 | Micron Technology, Inc. | CMOS imager with nitrided gate oxide and method of fabrication |
US20080233690A1 (en) * | 2007-03-21 | 2008-09-25 | Chen-Hua Yu | Method of Selectively Forming a Silicon Nitride Layer |
US8334220B2 (en) * | 2007-03-21 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of selectively forming a silicon nitride layer |
Also Published As
Publication number | Publication date |
---|---|
US7247920B2 (en) | 2007-07-24 |
US20060289951A1 (en) | 2006-12-28 |
US7323755B2 (en) | 2008-01-29 |
US20050032393A1 (en) | 2005-02-10 |
US7576398B2 (en) | 2009-08-18 |
US20050026348A1 (en) | 2005-02-03 |
US7323756B2 (en) | 2008-01-29 |
US20060289949A1 (en) | 2006-12-28 |
US20060289952A1 (en) | 2006-12-28 |
US20060289950A1 (en) | 2006-12-28 |
US20030052377A1 (en) | 2003-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7323756B2 (en) | Method of composite gate formation | |
US7521345B2 (en) | High-temperature stable gate structure with metallic electrode | |
US7148158B2 (en) | Semiconductor device and method for manufacturing the same | |
US6727148B1 (en) | ULSI MOS with high dielectric constant gate insulator | |
US7923322B2 (en) | Method of forming a capacitor | |
US7245010B2 (en) | System and device including a barrier layer | |
US7071066B2 (en) | Method and structure for forming high-k gates | |
US7205186B2 (en) | System and method for suppressing oxide formation | |
US6573197B2 (en) | Thermally stable poly-Si/high dielectric constant material interfaces | |
US6376349B1 (en) | Process for forming a semiconductor device and a conductive structure | |
US6534388B1 (en) | Method to reduce variation in LDD series resistance | |
US6465373B1 (en) | Ultra thin TCS (SiCl4) cell nitride for DRAM capacitor with DCS (SiH2Cl2) interface seeding layer | |
US6831319B2 (en) | Cell nitride nucleation on insulative layers and reduced corner leakage of container capacitors | |
US6821868B2 (en) | Method of forming nitrogen enriched gate dielectric with low effective oxide thickness | |
JPH0794731A (en) | Semiconductor device and its manufacturing method | |
JP2005064032A (en) | Semiconductor device and its manufacturing method | |
US7166525B2 (en) | High temperature hydrogen annealing of a gate insulator layer to increase etching selectivity between conductive gate structure and gate insulator layer | |
JP3228253B2 (en) | Method for manufacturing semiconductor device | |
US6432801B1 (en) | Gate electrode in a semiconductor device and method for forming thereof | |
JP2004265973A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WEIMER, RONALD A.;REEL/FRAME:012120/0287 Effective date: 20010816 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |