US20020137330A1 - Process for fabricating copper interconnect for ULSI integrated circuits - Google Patents
Process for fabricating copper interconnect for ULSI integrated circuits Download PDFInfo
- Publication number
- US20020137330A1 US20020137330A1 US10/120,707 US12070702A US2002137330A1 US 20020137330 A1 US20020137330 A1 US 20020137330A1 US 12070702 A US12070702 A US 12070702A US 2002137330 A1 US2002137330 A1 US 2002137330A1
- Authority
- US
- United States
- Prior art keywords
- layer
- cro
- copper
- inter
- level dielectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76849—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned on top of the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8536—Bonding interfaces of the semiconductor or solid state body
- H01L2224/85375—Bonding interfaces of the semiconductor or solid state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- This invention relates to a method of manufacturing semiconductor integrated circuit interconnect structures.
- the invention relates more particularly to a method for fabricating a copper interconnect system and a copper interconnect system, having a layer of CrO, or chromium oxide, fabricated by the method.
- Semiconductor integrated circuit devices typically comprise silicon and multiple layers of vertically stacked metal interconnect layers with dielectric materials disposed between the metal layers.
- the fabrication of such devices typically involves the repeated deposition or growth, patterning, and etching of thin films of semiconductor, metal, and dielectric materials.
- Multiple metallization layers are employed to accommodate higher densities as device dimensions shrink to sub-micron levels and dielectric materials are utilized to separate the metallization, or conductive, regions.
- Contact openings are formed in the dielectric overlying a substrate region to provide conductive pathways to a source, drain and gate regions from a first metal layer. Via openings are formed in subsequent inter-level dielectric (ILD) layers separating various metal layers to provide conductive pathways between the metal layers.
- ILD inter-level dielectric
- a passivation layer is often deposited over a top metal layer as an insulation and protection layer to prevent mechanical and chemical damage during assembly and packaging.
- the wafer surface may be backsputtered, if needed, and one or two layers of inorganic silicon oxide and/or silicon nitride and/or silicon oxynitride is deposited by chemical vapor deposition.
- the passivation layer typically has 4000 ⁇ of silicon oxide and 3000 ⁇ of silicon nitride, or 10000 ⁇ of silicon oxide, where 4000 ⁇ is etched back, and 3000 ⁇ of silicon nitride.
- Other common passivation layers have a single coating of 3000 ⁇ of silicon nitride.
- An organic spin-on dielectric, such as polyimide, is also sometimes used on top of the inorganic dielectric to form the passivation layer.
- One common metal used for forming metal lines, or wiring, on a wafer is aluminum.
- Aluminum is relatively inexpensive, has a low resistivity, and is relatively easy to etch.
- Aluminum has also been used as a material for forming interconnections in vias to connect the different metal layers.
- a step coverage problem occurs, which has led to reliability problems when using aluminum to form the interconnection between different wiring layers.
- the poor step coverage in the sub-micron vias results in high current density and enhances electromigration, which is the transport of metal ions through conductors resulting from passage of direct electrical current.
- Metals such as tungsten have been used to improve interconnection paths.
- Aluminum is used for the wiring, while tungsten plugs provide the interconnection between the different levels of wiring.
- tungsten processes are complicated and expensive.
- Tungsten has a high resistivity, and tungsten plugs are susceptible to the presence of voids and form poor interface with the wiring layers, resulting in high contact resistance.
- Copper is now being used for ULSI metallization because of its lower bulk electrical resistivity and its superior resistance to electromigration and stress voiding, as compared to commonly used aluminum and its alloys. Specifically, copper has a better electromigration property and lower resistivity than aluminum and better electrical properties than tungsten. Thus, copper is a desirable metal for use in wiring and plugs.
- a typical semiconductor with copper metallization includes a copper metallization film directly deposited onto a patterned insulating film, such as SiO 2 film, which is deposited on a silicon substrate and over contact holes and trenches formed in an insulating film so as to be positioned on diffused layers formed in the silicon substrate.
- the copper film is then polished back to leave only copper in the trenches and contact holes in accordance with a wiring pattern and then annealed at a temperature of about 400° C. to grow grains of copper and improve electromigration resistance.
- One of the problems with copper is that it is difficult to etch after deposition to form lines or via plugs. As a result, substantial time and expense is needed to etch copper. Chemical mechanical polishing has been used to polish away the unwanted copper material, but may be expensive and timely. Alternatively, copper may be selectively deposited within the vias to form plugs, which eliminates the polishing step.
- One technique to selectively deposit copper is electroless deposition, which requires activation of a surface to electrolessly deposit copper and is performed after placement of a barrier layer for isolation from an adjacent dielectric layer. The copper plug must also be encapsulated in the via.
- Another major problem with copper is its fast diffusion in Si and drift in SiO 2 -based dielectrics, resulting in the deterioration of devices at low temperatures.
- a reaction and interdiffusion between copper in the metallization film and Si included in the substrate, or copper in the metallization film and Si in the insulating film, may occur during annealing or other heat treating processes. This reaction or interdiffusion may occur because the copper metallization film is directly in contact with the Si substrate at the through holes in the insulating film and causes an increase in contact resistance and degradation of the copper metallization.
- Barrier failure is caused by diffusion of copper along grain boundaries or through defects generated at elevated temperatures in the barrier films, which are relatively intact, or by the reaction between barrier films and Si forming metal-rich suicides. Thus, it is necessary to prevent the reaction and interdiffusion between Cu and Si.
- a semiconductor device that addresses the problem of reaction and interdiffusion is known.
- This device has a silicon substrate, an insulating film in which a contact hole is formed, a metallic layer deposited on the silicon substrate through the contact hole for forming an ohmic contact to the silicon substrate, a barrier layer deposited on the metallic layer for preventing reaction and an interconnection between copper and silicon, and a metallization film including copper deposited on the barrier layer.
- Another semiconductor device is known to prevent oxidation of copper at wire bonding in a pad electrode using a thin film having anti-oxidation and anti-diffusion properties.
- This thin film is made of metallic material, such as Ti, W, Ta, or a compound of Al 2 O 3 , TiN, TiSi 2 , and WSi 2 .
- transition metals are not stable diffusion barriers between copper and silicon or between copper and wire-bond metal or solder-bump metal. Adding Si to refractory materials, Ta, Mo, and W, to form an amorphous refractory metal-Si diffusion barrier improves barrier performance.
- a conductive metal-oxide diffusion barrier can survive thermal anneals up to between 500-600° C. Copper-oxide tends to form at the metal-oxygen /copper interface at higher temperatures.
- Another problem associated with copper interconnect is degradation in bondability for bare die stored under normal conditions.
- the prior art addresses this problem by storing wafers under dry nitrogen or using organic-protective coating on bond pads, but this can be expensive.
- the invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having an inter-level dielectric film and a barrier layer; (2) depositing a seed layer of copper on the barrier layer; (3) electroplating copper to a thickness sufficient to fill in any valleys in the inter-level dielectric film and cover an entire top surface of the wafer; (4) chemical mechanical polishing the top surface to remove i) any excess portions of copper caused by the electroplating and ii) selected portions of the inter-level dielectric film; (5) depositing a layer of CrO on the polished top surface to cover remaining portions of the copper; (6) depositing a passivation layer on the layer of CrO and portions of the inter-level dielectric film; and (7) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO.
- Another aspect of this invention is an integrated circuit comprising a wafer having a surface, a copper layer and an inter-level dielectric film formed on selected portions of the surface, a seed layer and a barrier layer formed between the copper layer and the inter-level dielectric film, a layer of CrO deposited substantially uniformly on top of the copper layer, a passivation layer covering any exposed portions of the copper layer and the inter-level dielectric film, and a via formed in the passivation layer exposing the layer CrO.
- [0018] in yet another aspect of this invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having bond pads comprised of a barrier layer, a seed layer formed thereon, and copper formed on said seed layer; (2) forming a layer of CrO on the copper (3) forming a passivation layer on the layer of CrO; and (4) etching the passivation layer to form a via that exposes the layer of CrO.
- an integrated circuit including a bond pad, having a barrier layer, a seed layer formed on the barrier layer, a copper layer formed on the seed layer, and a layer of CrO covering the copper layer, formed in an inter-level dielectric film; and a passivation layer formed on any exposed portion of the copper layer, the inter-level dielectric film, and a selected portion of the layer of CrO.
- FIG. 1 is a cross-sectional view of a portion of a multi-level metallization integrated circuit manufactured in accordance with a first aspect of the invention.
- FIG. 2 is cross-sectional view of a portion of an integrated circuit manufactured in accordance with a second aspect of the invention.
- FIG. 3 is cross-sectional view of a portion of a multi-level metallization integrated circuit manufactured in accordance with the second aspect of the invention.
- a first method of the invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having an inter-level dielectric film and a barrier layer; (2) depositing a seed layer of copper on the barrier layer; (3) electroplating copper to a thickness sufficient to fill in any valleys in the inter-level dielectric film and cover an entire top surface of the wafer; (4) chemical mechanical polishing the top surface to remove i) any excess portions of copper caused by the electroplating and ii) selected portions of the inter-level dielectric film; (5) depositing a layer of CrO on the polished top surface to cover remaining portions of the copper; (6) depositing a passivation layer on the layer of CrO and portions of the inter-level dielectric film; and (7) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO.
- the inter-level dielectric is an inorganic compound, such as silicon oxide, silicon nitride, silicon oxynitride, or mixtures thereof, or an organic compound. Particularly preferred is an inter-level dielectric layer having SiO 2 .
- the barrier layer is preferably Ta, TaN, TiN, Ti, W, WN, TiSiN, TaSiN, or mixtures thereof
- the barrier layer may be backsputtered before the seed layer is deposited to improve adhesion of the seed layer.
- Sputtering is the preferred method to deposit the seed layer of copper, but it may also be deposited by chemical vapor deposition. After electroplating the copper, the chemical mechanical polishing removes any excess copper and the selected portions, such as the highest spots of the inter-level dielectric film, so that what remains are vias and/or trenches that are filled just to the top.
- the layer of CrO may be deposited either by sputtering Cr in the presence of O 2 or by evaporating Cr in the presence of O 2 . If these processes are utilized, then the CrO must be patterned using lithography to remove the CrO on the inter-level dielectric film. Alternatively, the layer of CrO may be deposited by autocatalytic plating. The resulting CrO layer covers the copper. In practice, an overhang head is likely to be used to completely cover all of the copper edges.
- the preferred thickness of CrO depends on the mechanical properties of the layer of CrO, which in turn depends upon the particular process used to deposit the layer of CrO.
- the preferred thickness for common depositions is about 150-600 ⁇ and particularly preferred is an optimum thickness of about 300 ⁇ . Chromium adheres well to copper, thus preventing electrotransport of copper at the top surface. In this invention, oxidation of the copper surface is prevented up to about 400° C. Copper oxide is detrimental because it greatly increases contact resistance and causes subsequent layers to have very poor adhesion.
- the passivation layer maybe silicon dioxide, silicon nitride, silicon oxynitride, doped versions of these materials, or mixtures thereof Typical dopants are fluorine and boron.
- the passivation layer is preferably deposited by chemical vapor deposition, but may also be deposited by a spin-on dielectric glass or polymer process or a combination of these processes.
- the passivation layer is etched to form a via that exposes a selected portion of the CrO layer to either enable wire bonding, or solder bumping, to the top level of metal or to enable the next level of metal to contact the lower levels of metal. The selected portion exposed is dependent upon the area necessary for wire bondings, solder bumping, or deposition of the next level of metal.
- FIG. 1 A portion of a multi-level interconnect structure manufactured in accordance with the first method is shown in FIG. 1.
- the integrated circuit includes a wafer 1 having a surface 2 and three levels of metallization 5 , 10 , and 15 .
- the first level 5 includes an inter-level dielectric layer 3 formed on the surface 2 , a barrier layer 4 formed on the dielectric layer 3 , a seed layer 6 formed on the barrier layer 4 , and copper 17 formed on the seed layer 6 .
- the second level 10 has an inter-level dielectric 7 formed on the first level 5 , a barrier layer 8 formed on the dielectric layer 7 , a seed layer 18 formed on the barrier layer 8 , and copper 9 formed on the seed layer 18 .
- the third level 15 has an inter-level dielectric layer 11 formed on the second level 10 , a barrier layer 12 formed on the dielectric layer 11 , a seed layer 19 formed on the barrier layer 12 , and copper 13 formed on the seed layer 19 .
- the third level also has a layer of CrO 14 formed uniformly in thickness on top of the copper 13 .
- a via 20 is formed in the passivation layer 16 to expose a portion of the layer of CrO 14 .
- a passivation layer 16 is formed on top of the third level 15 and covers portions of the dielectric layer 11 and may cover portions of the layer of CrO 14 , seed layer 19 , barrier layer 12 , and copper 13 .
- the interconnect structure may also have only one metal layer where the above-described third level of metallization is directly located on the surface of the wafer.
- a second method of the invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having bond pads comprised of a barrier layer, a seed layer formed thereon, and copper formed on the seed layer; (2) forming a layer of CrO on the copper; (3) forming a passivation layer on the layer of CrO; and (4) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO.
- This method of the invention is used for bond pads on the top level, which in this case is copper.
- the bond pads are the features in the top-level metal used to connect a chip to the interconnect. Chromium provides a good glue layer for under-bump metal stack on bond pads for wire bond.
- the bond pads may also be used for solder bumps for flip chip packages.
- Inter-level dielectric layer 21 has been etched to form a trench in the shape of a bond pad.
- the bond pad 30 within inter-layer dielectric 21 , includes a barrier layer 22 , a seed layer 28 formed on the barrier layer 22 , and a copper layer 23 formed on the seed layer 28 .
- a layer of CrO 24 completely covers the copper layer 23 and a passivation layer 25 is formed on an exposed portion of the inter-level dielectric layer 21 .
- a small portion of the passivation layer 25 usually covers a portion of the bond pad 30 to ensure a complete seal around the edges of the bond pad.
- a via 51 is formed in the passivation layer 25 to expose a portion of the layer of CrO 24 .
- a wire bond is formed by a metal wire 27 and a ball-bond material 26 . During the bonding process, once a bond is formed between ball-bond material 26 and the copper layer 23 and layer of CrO 24 , the metal wire 27 is pulled away for making connection with a lead finger (not shown).
- FIG. 3 Another portion of an interconnect structure manufactured in accordance with the second method, as shown in FIG. 3, is a multi-level interconnect structure.
- This bond pad 50 is in a trench of inter-level dielectric layer 31 , and includes a barrier layer 32 formed on a portion of the inter-level dielectric layer 31 , a seed layer 29 formed on barrier layer 32 , and a copper layer 33 formed on the seed layer 29 .
- a layer of CrO 34 completely covers the copper layer 33 and a passivation layer 35 is formed on the layer of CrO 34 and portions of the inter-level dielectric layer 31 .
- a barrier layer 7 is formed on the passivation layer 35 , a metal layer 36 is formed on the barrier layer 37 , and an inter-level dielectric film 38 is formed on the exposed metal layer 36 and dielectric layer 35 .
- a barrier layer 39 is formed on the dielectric layer 38 , a metal layer 40 is formed on the barrier layer 39 that contacts metal layer 36 , and an inter-level dielectric film 41 is formed on the exposed metal layer 40 and dielectric layer 38 .
- a barrier layer 42 is formed on the dielectric layer 41 , and a metal layer 43 is formed on the barrier layer 42 that contacts metal layer 40 .
- the metal wire 44 is bonded to the metal layer 43 by ball-bond material 45 .
- additional metal layers above the layer of CrO in the bond pad could be used to construct a bond pad also containing aluminum.
- the second method could be used for various wire bonding techniques, such as gold-wire bonding to aluminum used during assembly and packaging.
- One or more of the above steps may be repeated any number of times.
Abstract
Description
- 1. Field of the Invention
- This invention relates to a method of manufacturing semiconductor integrated circuit interconnect structures. The invention relates more particularly to a method for fabricating a copper interconnect system and a copper interconnect system, having a layer of CrO, or chromium oxide, fabricated by the method.
- 2. Background of the Invention
- Semiconductor integrated circuit devices typically comprise silicon and multiple layers of vertically stacked metal interconnect layers with dielectric materials disposed between the metal layers. The fabrication of such devices typically involves the repeated deposition or growth, patterning, and etching of thin films of semiconductor, metal, and dielectric materials. Multiple metallization layers are employed to accommodate higher densities as device dimensions shrink to sub-micron levels and dielectric materials are utilized to separate the metallization, or conductive, regions. Contact openings are formed in the dielectric overlying a substrate region to provide conductive pathways to a source, drain and gate regions from a first metal layer. Via openings are formed in subsequent inter-level dielectric (ILD) layers separating various metal layers to provide conductive pathways between the metal layers.
- A passivation layer is often deposited over a top metal layer as an insulation and protection layer to prevent mechanical and chemical damage during assembly and packaging. To deposit the passivation layer, the wafer surface may be backsputtered, if needed, and one or two layers of inorganic silicon oxide and/or silicon nitride and/or silicon oxynitride is deposited by chemical vapor deposition. The passivation layer typically has 4000Å of silicon oxide and 3000Å of silicon nitride, or 10000Å of silicon oxide, where 4000Å is etched back, and 3000Å of silicon nitride. Other common passivation layers have a single coating of 3000Å of silicon nitride. An organic spin-on dielectric, such as polyimide, is also sometimes used on top of the inorganic dielectric to form the passivation layer.
- One common metal used for forming metal lines, or wiring, on a wafer is aluminum. Aluminum is relatively inexpensive, has a low resistivity, and is relatively easy to etch. Aluminum has also been used as a material for forming interconnections in vias to connect the different metal layers. However, as the size of the via, or contact holes, is decreased to sub-micron levels, a step coverage problem occurs, which has led to reliability problems when using aluminum to form the interconnection between different wiring layers. The poor step coverage in the sub-micron vias results in high current density and enhances electromigration, which is the transport of metal ions through conductors resulting from passage of direct electrical current.
- Metals, such as tungsten, have been used to improve interconnection paths. Aluminum is used for the wiring, while tungsten plugs provide the interconnection between the different levels of wiring. However, the tungsten processes are complicated and expensive. Tungsten has a high resistivity, and tungsten plugs are susceptible to the presence of voids and form poor interface with the wiring layers, resulting in high contact resistance.
- Copper is now being used for ULSI metallization because of its lower bulk electrical resistivity and its superior resistance to electromigration and stress voiding, as compared to commonly used aluminum and its alloys. Specifically, copper has a better electromigration property and lower resistivity than aluminum and better electrical properties than tungsten. Thus, copper is a desirable metal for use in wiring and plugs.
- A typical semiconductor with copper metallization includes a copper metallization film directly deposited onto a patterned insulating film, such as SiO2 film, which is deposited on a silicon substrate and over contact holes and trenches formed in an insulating film so as to be positioned on diffused layers formed in the silicon substrate. The copper film is then polished back to leave only copper in the trenches and contact holes in accordance with a wiring pattern and then annealed at a temperature of about 400° C. to grow grains of copper and improve electromigration resistance.
- One of the problems with copper is that it is difficult to etch after deposition to form lines or via plugs. As a result, substantial time and expense is needed to etch copper. Chemical mechanical polishing has been used to polish away the unwanted copper material, but may be expensive and timely. Alternatively, copper may be selectively deposited within the vias to form plugs, which eliminates the polishing step. One technique to selectively deposit copper is electroless deposition, which requires activation of a surface to electrolessly deposit copper and is performed after placement of a barrier layer for isolation from an adjacent dielectric layer. The copper plug must also be encapsulated in the via.
- Another major problem with copper is its fast diffusion in Si and drift in SiO2-based dielectrics, resulting in the deterioration of devices at low temperatures. A reaction and interdiffusion between copper in the metallization film and Si included in the substrate, or copper in the metallization film and Si in the insulating film, may occur during annealing or other heat treating processes. This reaction or interdiffusion may occur because the copper metallization film is directly in contact with the Si substrate at the through holes in the insulating film and causes an increase in contact resistance and degradation of the copper metallization. Barrier failure is caused by diffusion of copper along grain boundaries or through defects generated at elevated temperatures in the barrier films, which are relatively intact, or by the reaction between barrier films and Si forming metal-rich suicides. Thus, it is necessary to prevent the reaction and interdiffusion between Cu and Si.
- A semiconductor device that addresses the problem of reaction and interdiffusion is known. This device has a silicon substrate, an insulating film in which a contact hole is formed, a metallic layer deposited on the silicon substrate through the contact hole for forming an ohmic contact to the silicon substrate, a barrier layer deposited on the metallic layer for preventing reaction and an interconnection between copper and silicon, and a metallization film including copper deposited on the barrier layer.
- Another semiconductor device is known to prevent oxidation of copper at wire bonding in a pad electrode using a thin film having anti-oxidation and anti-diffusion properties. This thin film is made of metallic material, such as Ti, W, Ta, or a compound of Al2O3, TiN, TiSi2, and WSi2. In general though, transition metals are not stable diffusion barriers between copper and silicon or between copper and wire-bond metal or solder-bump metal. Adding Si to refractory materials, Ta, Mo, and W, to form an amorphous refractory metal-Si diffusion barrier improves barrier performance. A conductive metal-oxide diffusion barrier can survive thermal anneals up to between 500-600° C. Copper-oxide tends to form at the metal-oxygen /copper interface at higher temperatures.
- Another problem associated with copper interconnect is degradation in bondability for bare die stored under normal conditions. The prior art addresses this problem by storing wafers under dry nitrogen or using organic-protective coating on bond pads, but this can be expensive.
- Thus, it is desirable to have a method for fabricating copper interconnect that has an improved electromigration resistance, has better performance/reliability for wire bonds, enables conventional passivation layer processes to be used, and allows wafers to be stored for extended periods of time before assembly.
- The invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having an inter-level dielectric film and a barrier layer; (2) depositing a seed layer of copper on the barrier layer; (3) electroplating copper to a thickness sufficient to fill in any valleys in the inter-level dielectric film and cover an entire top surface of the wafer; (4) chemical mechanical polishing the top surface to remove i) any excess portions of copper caused by the electroplating and ii) selected portions of the inter-level dielectric film; (5) depositing a layer of CrO on the polished top surface to cover remaining portions of the copper; (6) depositing a passivation layer on the layer of CrO and portions of the inter-level dielectric film; and (7) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO.
- Another aspect of this invention is an integrated circuit comprising a wafer having a surface, a copper layer and an inter-level dielectric film formed on selected portions of the surface, a seed layer and a barrier layer formed between the copper layer and the inter-level dielectric film, a layer of CrO deposited substantially uniformly on top of the copper layer, a passivation layer covering any exposed portions of the copper layer and the inter-level dielectric film, and a via formed in the passivation layer exposing the layer CrO.
- In yet another aspect of this invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having bond pads comprised of a barrier layer, a seed layer formed thereon, and copper formed on said seed layer; (2) forming a layer of CrO on the copper (3) forming a passivation layer on the layer of CrO; and (4) etching the passivation layer to form a via that exposes the layer of CrO.
- In yet another aspect of this invention is an integrated circuit including a bond pad, having a barrier layer, a seed layer formed on the barrier layer, a copper layer formed on the seed layer, and a layer of CrO covering the copper layer, formed in an inter-level dielectric film; and a passivation layer formed on any exposed portion of the copper layer, the inter-level dielectric film, and a selected portion of the layer of CrO.
- FIG. 1 is a cross-sectional view of a portion of a multi-level metallization integrated circuit manufactured in accordance with a first aspect of the invention.
- FIG. 2 is cross-sectional view of a portion of an integrated circuit manufactured in accordance with a second aspect of the invention.
- FIG. 3 is cross-sectional view of a portion of a multi-level metallization integrated circuit manufactured in accordance with the second aspect of the invention.
- The invention will be understood more fully from the detailed description given below, which however, should not be taken to limit the invention to a specific embodiment, but is for explanation and understanding only.
- A first method of the invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having an inter-level dielectric film and a barrier layer; (2) depositing a seed layer of copper on the barrier layer; (3) electroplating copper to a thickness sufficient to fill in any valleys in the inter-level dielectric film and cover an entire top surface of the wafer; (4) chemical mechanical polishing the top surface to remove i) any excess portions of copper caused by the electroplating and ii) selected portions of the inter-level dielectric film; (5) depositing a layer of CrO on the polished top surface to cover remaining portions of the copper; (6) depositing a passivation layer on the layer of CrO and portions of the inter-level dielectric film; and (7) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO.
- Preferably, the inter-level dielectric is an inorganic compound, such as silicon oxide, silicon nitride, silicon oxynitride, or mixtures thereof, or an organic compound. Particularly preferred is an inter-level dielectric layer having SiO2. The barrier layer is preferably Ta, TaN, TiN, Ti, W, WN, TiSiN, TaSiN, or mixtures thereof
- The barrier layer may be backsputtered before the seed layer is deposited to improve adhesion of the seed layer. Sputtering is the preferred method to deposit the seed layer of copper, but it may also be deposited by chemical vapor deposition. After electroplating the copper, the chemical mechanical polishing removes any excess copper and the selected portions, such as the highest spots of the inter-level dielectric film, so that what remains are vias and/or trenches that are filled just to the top.
- The layer of CrO may be deposited either by sputtering Cr in the presence of O2 or by evaporating Cr in the presence of O2. If these processes are utilized, then the CrO must be patterned using lithography to remove the CrO on the inter-level dielectric film. Alternatively, the layer of CrO may be deposited by autocatalytic plating. The resulting CrO layer covers the copper. In practice, an overhang head is likely to be used to completely cover all of the copper edges.
- The preferred thickness of CrO depends on the mechanical properties of the layer of CrO, which in turn depends upon the particular process used to deposit the layer of CrO. The preferred thickness for common depositions is about 150-600Å and particularly preferred is an optimum thickness of about 300Å. Chromium adheres well to copper, thus preventing electrotransport of copper at the top surface. In this invention, oxidation of the copper surface is prevented up to about 400° C. Copper oxide is detrimental because it greatly increases contact resistance and causes subsequent layers to have very poor adhesion.
- The passivation layer maybe silicon dioxide, silicon nitride, silicon oxynitride, doped versions of these materials, or mixtures thereof Typical dopants are fluorine and boron. The passivation layer is preferably deposited by chemical vapor deposition, but may also be deposited by a spin-on dielectric glass or polymer process or a combination of these processes. The passivation layer is etched to form a via that exposes a selected portion of the CrO layer to either enable wire bonding, or solder bumping, to the top level of metal or to enable the next level of metal to contact the lower levels of metal. The selected portion exposed is dependent upon the area necessary for wire bondings, solder bumping, or deposition of the next level of metal.
- A portion of a multi-level interconnect structure manufactured in accordance with the first method is shown in FIG. 1. The integrated circuit includes a wafer1 having a
surface 2 and three levels ofmetallization first level 5 includes an inter-leveldielectric layer 3 formed on thesurface 2, abarrier layer 4 formed on thedielectric layer 3, aseed layer 6 formed on thebarrier layer 4, andcopper 17 formed on theseed layer 6. Thesecond level 10 has aninter-level dielectric 7 formed on thefirst level 5, abarrier layer 8 formed on thedielectric layer 7, aseed layer 18 formed on thebarrier layer 8, andcopper 9 formed on theseed layer 18. Thethird level 15 has an inter-leveldielectric layer 11 formed on thesecond level 10, abarrier layer 12 formed on thedielectric layer 11, aseed layer 19 formed on thebarrier layer 12, andcopper 13 formed on theseed layer 19. The third level also has a layer ofCrO 14 formed uniformly in thickness on top of thecopper 13. A via 20 is formed in thepassivation layer 16 to expose a portion of the layer ofCrO 14. Apassivation layer 16 is formed on top of thethird level 15 and covers portions of thedielectric layer 11 and may cover portions of the layer ofCrO 14,seed layer 19,barrier layer 12, andcopper 13. The interconnect structure may also have only one metal layer where the above-described third level of metallization is directly located on the surface of the wafer. - A second method of the invention is a method of manufacturing an integrated circuit including the steps of: (1) providing a wafer having bond pads comprised of a barrier layer, a seed layer formed thereon, and copper formed on the seed layer; (2) forming a layer of CrO on the copper; (3) forming a passivation layer on the layer of CrO; and (4) etching the passivation layer to form a via that exposes a selected portion of the layer of CrO. This method of the invention is used for bond pads on the top level, which in this case is copper. The bond pads are the features in the top-level metal used to connect a chip to the interconnect. Chromium provides a good glue layer for under-bump metal stack on bond pads for wire bond. The bond pads may also be used for solder bumps for flip chip packages.
- A portion of an interconnect structure manufactured in accordance with the second method is shown in FIG. 2. Inter-level
dielectric layer 21 has been etched to form a trench in the shape of a bond pad. Thebond pad 30, withininter-layer dielectric 21, includes abarrier layer 22, aseed layer 28 formed on thebarrier layer 22, and acopper layer 23 formed on theseed layer 28. A layer ofCrO 24 completely covers thecopper layer 23 and apassivation layer 25 is formed on an exposed portion of the inter-leveldielectric layer 21. A small portion of thepassivation layer 25 usually covers a portion of thebond pad 30 to ensure a complete seal around the edges of the bond pad. A via 51 is formed in thepassivation layer 25 to expose a portion of the layer ofCrO 24. A wire bond is formed by ametal wire 27 and a ball-bond material 26. During the bonding process, once a bond is formed between ball-bond material 26 and thecopper layer 23 and layer ofCrO 24, themetal wire 27 is pulled away for making connection with a lead finger (not shown). - Another portion of an interconnect structure manufactured in accordance with the second method, as shown in FIG. 3, is a multi-level interconnect structure. This
bond pad 50 is in a trench of inter-leveldielectric layer 31, and includes abarrier layer 32 formed on a portion of the inter-leveldielectric layer 31, aseed layer 29 formed onbarrier layer 32, and acopper layer 33 formed on theseed layer 29. A layer ofCrO 34 completely covers thecopper layer 33 and apassivation layer 35 is formed on the layer ofCrO 34 and portions of the inter-leveldielectric layer 31. Abarrier layer 7 is formed on thepassivation layer 35, ametal layer 36 is formed on thebarrier layer 37, and an inter-leveldielectric film 38 is formed on the exposedmetal layer 36 anddielectric layer 35. Abarrier layer 39 is formed on thedielectric layer 38, ametal layer 40 is formed on thebarrier layer 39 thatcontacts metal layer 36, and an inter-leveldielectric film 41 is formed on the exposedmetal layer 40 anddielectric layer 38. At the top of thebond pad 50, abarrier layer 42 is formed on thedielectric layer 41, and ametal layer 43 is formed on thebarrier layer 42 thatcontacts metal layer 40. There may also be a seed layer (not shown) between the metal layers 36, 40, and 43 and passivation layers 38, and 41, respectively. Themetal wire 44 is bonded to themetal layer 43 by ball-bond material 45. These additional metal layers above the layer of CrO in the bond pad could be used to construct a bond pad also containing aluminum. As a result, the second method could be used for various wire bonding techniques, such as gold-wire bonding to aluminum used during assembly and packaging. - One or more of the above steps may be repeated any number of times.
- While the invention has been described with specificity, additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents. For example, the number of metallization layers may vary.
Claims (29)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/120,707 US20020137330A1 (en) | 1999-10-01 | 2002-04-11 | Process for fabricating copper interconnect for ULSI integrated circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/410,686 US6410435B1 (en) | 1999-10-01 | 1999-10-01 | Process for fabricating copper interconnect for ULSI integrated circuits |
US10/120,707 US20020137330A1 (en) | 1999-10-01 | 2002-04-11 | Process for fabricating copper interconnect for ULSI integrated circuits |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/410,686 Division US6410435B1 (en) | 1999-10-01 | 1999-10-01 | Process for fabricating copper interconnect for ULSI integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020137330A1 true US20020137330A1 (en) | 2002-09-26 |
Family
ID=23625800
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/410,686 Expired - Lifetime US6410435B1 (en) | 1999-10-01 | 1999-10-01 | Process for fabricating copper interconnect for ULSI integrated circuits |
US10/120,707 Abandoned US20020137330A1 (en) | 1999-10-01 | 2002-04-11 | Process for fabricating copper interconnect for ULSI integrated circuits |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/410,686 Expired - Lifetime US6410435B1 (en) | 1999-10-01 | 1999-10-01 | Process for fabricating copper interconnect for ULSI integrated circuits |
Country Status (1)
Country | Link |
---|---|
US (2) | US6410435B1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040195696A1 (en) * | 2003-04-02 | 2004-10-07 | Chu-Chung Lee | Integrated circuit die having a copper contact and method therefor |
US20050158910A1 (en) * | 2003-03-18 | 2005-07-21 | Micron Technology, Inc. | Protective layer for use in packaging a semiconductor die and method for forming same |
US7544604B2 (en) * | 2006-08-31 | 2009-06-09 | Micron Technology, Inc. | Tantalum lanthanide oxynitride films |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
US7727908B2 (en) | 2006-08-03 | 2010-06-01 | Micron Technology, Inc. | Deposition of ZrA1ON films |
US7759747B2 (en) | 2006-08-31 | 2010-07-20 | Micron Technology, Inc. | Tantalum aluminum oxynitride high-κ dielectric |
US7776765B2 (en) | 2006-08-31 | 2010-08-17 | Micron Technology, Inc. | Tantalum silicon oxynitride high-k dielectrics and metal gates |
US7915174B2 (en) | 2004-12-13 | 2011-03-29 | Micron Technology, Inc. | Dielectric stack containing lanthanum and hafnium |
US8084370B2 (en) | 2006-08-31 | 2011-12-27 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
US8278225B2 (en) | 2005-01-05 | 2012-10-02 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US20130062775A1 (en) * | 2011-09-12 | 2013-03-14 | Globalfoundries Inc. | Strain-Compensating Fill Patterns for Controlling Semiconductor Chip Package Interactions |
US20130241064A1 (en) * | 2012-03-14 | 2013-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of forming the same |
DE10322135B4 (en) * | 2003-05-16 | 2014-12-18 | Epcos Ag | Component with a solder joint and method for producing the solder joint |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7381642B2 (en) * | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US6303423B1 (en) * | 1998-12-21 | 2001-10-16 | Megic Corporation | Method for forming high performance system-on-chip using post passivation process |
US8021976B2 (en) * | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US7531417B2 (en) * | 1998-12-21 | 2009-05-12 | Megica Corporation | High performance system-on-chip passive device using post passivation process |
US7405149B1 (en) * | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US6495442B1 (en) | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6936531B2 (en) * | 1998-12-21 | 2005-08-30 | Megic Corporation | Process of fabricating a chip structure |
US8421158B2 (en) * | 1998-12-21 | 2013-04-16 | Megica Corporation | Chip structure with a passive device and method for forming the same |
US8178435B2 (en) | 1998-12-21 | 2012-05-15 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US6965165B2 (en) | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
JP2003068740A (en) * | 2001-08-30 | 2003-03-07 | Hitachi Ltd | Semiconductor integrated-circuit device and its manufacturing method |
US6759275B1 (en) * | 2001-09-04 | 2004-07-06 | Megic Corporation | Method for making high-performance RF integrated circuits |
US7932603B2 (en) * | 2001-12-13 | 2011-04-26 | Megica Corporation | Chip structure and process for forming the same |
JP4170103B2 (en) * | 2003-01-30 | 2008-10-22 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US7247939B2 (en) * | 2003-04-01 | 2007-07-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal filled semiconductor features with improved structural stability |
US7566964B2 (en) * | 2003-04-10 | 2009-07-28 | Agere Systems Inc. | Aluminum pad power bus and signal routing for integrated circuit devices utilizing copper technology interconnect structures |
JP3694512B2 (en) * | 2003-04-18 | 2005-09-14 | 沖電気工業株式会社 | Manufacturing method of semiconductor device |
US7186637B2 (en) * | 2003-07-31 | 2007-03-06 | Intel Corporation | Method of bonding semiconductor devices |
US20050127516A1 (en) * | 2003-12-12 | 2005-06-16 | Mercer Betty S. | Small viatops for thick copper connectors |
TWI283443B (en) | 2004-07-16 | 2007-07-01 | Megica Corp | Post-passivation process and process of forming a polymer layer on the chip |
US8008775B2 (en) | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US7355282B2 (en) | 2004-09-09 | 2008-04-08 | Megica Corporation | Post passivation interconnection process and structures |
US8384189B2 (en) * | 2005-03-29 | 2013-02-26 | Megica Corporation | High performance system-on-chip using post passivation process |
TWI269420B (en) | 2005-05-03 | 2006-12-21 | Megica Corp | Stacked chip package and process thereof |
CN1901161B (en) | 2005-07-22 | 2010-10-27 | 米辑电子股份有限公司 | Method for fabricating a circuitry component by continuous electroplating and circuitry component structure |
TWI339419B (en) * | 2005-12-05 | 2011-03-21 | Megica Corp | Semiconductor chip |
US8344524B2 (en) * | 2006-03-07 | 2013-01-01 | Megica Corporation | Wire bonding method for preventing polymer cracking |
US8420520B2 (en) * | 2006-05-18 | 2013-04-16 | Megica Corporation | Non-cyanide gold electroplating for fine-line gold traces and gold pads |
US8421227B2 (en) * | 2006-06-28 | 2013-04-16 | Megica Corporation | Semiconductor chip structure |
US7960825B2 (en) * | 2006-09-06 | 2011-06-14 | Megica Corporation | Chip package and method for fabricating the same |
US8193636B2 (en) * | 2007-03-13 | 2012-06-05 | Megica Corporation | Chip assembly with interconnection by metal bump |
US8030775B2 (en) | 2007-08-27 | 2011-10-04 | Megica Corporation | Wirebond over post passivation thick metal |
US20100301467A1 (en) * | 2009-05-26 | 2010-12-02 | Albert Wu | Wirebond structures |
US10068834B2 (en) | 2013-03-04 | 2018-09-04 | Cree, Inc. | Floating bond pad for power semiconductor devices |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6373660A (en) | 1986-09-17 | 1988-04-04 | Fujitsu Ltd | Semiconductor device |
US5272376A (en) | 1990-06-01 | 1993-12-21 | Clarion Co., Ltd. | Electrode structure for a semiconductor device |
US5382447A (en) | 1993-12-02 | 1995-01-17 | International Business Machines Corporation | Process for fabricating improved multilayer interconnect systems |
US5545927A (en) | 1995-05-12 | 1996-08-13 | International Business Machines Corporation | Capped copper electrical interconnects |
US5674787A (en) | 1996-01-16 | 1997-10-07 | Sematech, Inc. | Selective electroless copper deposited interconnect plugs for ULSI applications |
US5891513A (en) | 1996-01-16 | 1999-04-06 | Cornell Research Foundation | Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications |
US5824599A (en) | 1996-01-16 | 1998-10-20 | Cornell Research Foundation, Inc. | Protected encapsulation of catalytic layer for electroless copper interconnect |
US5933758A (en) | 1997-05-12 | 1999-08-03 | Motorola, Inc. | Method for preventing electroplating of copper on an exposed surface at the edge exclusion of a semiconductor wafer |
US5942800A (en) | 1998-06-22 | 1999-08-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Stress buffered bond pad and method of making |
US6083835A (en) * | 1998-07-24 | 2000-07-04 | Taiwan Semiconductor Manufacturing Company | Self-passivation of copper damascene |
US6107185A (en) * | 1999-04-29 | 2000-08-22 | Advanced Micro Devices, Inc. | Conductive material adhesion enhancement in damascene process for semiconductors |
-
1999
- 1999-10-01 US US09/410,686 patent/US6410435B1/en not_active Expired - Lifetime
-
2002
- 2002-04-11 US US10/120,707 patent/US20020137330A1/en not_active Abandoned
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050158910A1 (en) * | 2003-03-18 | 2005-07-21 | Micron Technology, Inc. | Protective layer for use in packaging a semiconductor die and method for forming same |
US6933614B2 (en) * | 2003-04-02 | 2005-08-23 | Freescale Semiconductor, Inc. | Integrated circuit die having a copper contact and method therefor |
US20040195696A1 (en) * | 2003-04-02 | 2004-10-07 | Chu-Chung Lee | Integrated circuit die having a copper contact and method therefor |
DE10322135B9 (en) * | 2003-05-16 | 2015-03-05 | Epcos Ag | Component with a solder joint and method for producing the solder joint |
DE10322135B4 (en) * | 2003-05-16 | 2014-12-18 | Epcos Ag | Component with a solder joint and method for producing the solder joint |
US7915174B2 (en) | 2004-12-13 | 2011-03-29 | Micron Technology, Inc. | Dielectric stack containing lanthanum and hafnium |
US8524618B2 (en) | 2005-01-05 | 2013-09-03 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US8278225B2 (en) | 2005-01-05 | 2012-10-02 | Micron Technology, Inc. | Hafnium tantalum oxide dielectrics |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
US8785312B2 (en) | 2006-02-16 | 2014-07-22 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride |
US8067794B2 (en) | 2006-02-16 | 2011-11-29 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
US9502256B2 (en) | 2006-08-03 | 2016-11-22 | Micron Technology, Inc. | ZrAION films |
US8993455B2 (en) | 2006-08-03 | 2015-03-31 | Micron Technology, Inc. | ZrAlON films |
US9236245B2 (en) | 2006-08-03 | 2016-01-12 | Micron Technology, Inc. | ZrA1ON films |
US7727908B2 (en) | 2006-08-03 | 2010-06-01 | Micron Technology, Inc. | Deposition of ZrA1ON films |
US7902582B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Tantalum lanthanide oxynitride films |
US7776765B2 (en) | 2006-08-31 | 2010-08-17 | Micron Technology, Inc. | Tantalum silicon oxynitride high-k dielectrics and metal gates |
US8466016B2 (en) | 2006-08-31 | 2013-06-18 | Micron Technolgy, Inc. | Hafnium tantalum oxynitride dielectric |
US8519466B2 (en) | 2006-08-31 | 2013-08-27 | Micron Technology, Inc. | Tantalum silicon oxynitride high-K dielectrics and metal gates |
US7544604B2 (en) * | 2006-08-31 | 2009-06-09 | Micron Technology, Inc. | Tantalum lanthanide oxynitride films |
US7759747B2 (en) | 2006-08-31 | 2010-07-20 | Micron Technology, Inc. | Tantalum aluminum oxynitride high-κ dielectric |
US8557672B2 (en) | 2006-08-31 | 2013-10-15 | Micron Technology, Inc. | Dielectrics containing at least one of a refractory metal or a non-refractory metal |
US8759170B2 (en) | 2006-08-31 | 2014-06-24 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
US8772851B2 (en) | 2006-08-31 | 2014-07-08 | Micron Technology, Inc. | Dielectrics containing at least one of a refractory metal or a non-refractory metal |
US8168502B2 (en) | 2006-08-31 | 2012-05-01 | Micron Technology, Inc. | Tantalum silicon oxynitride high-K dielectrics and metal gates |
US8114763B2 (en) | 2006-08-31 | 2012-02-14 | Micron Technology, Inc. | Tantalum aluminum oxynitride high-K dielectric |
US8951880B2 (en) | 2006-08-31 | 2015-02-10 | Micron Technology, Inc. | Dielectrics containing at least one of a refractory metal or a non-refractory metal |
US8084370B2 (en) | 2006-08-31 | 2011-12-27 | Micron Technology, Inc. | Hafnium tantalum oxynitride dielectric |
US8441131B2 (en) * | 2011-09-12 | 2013-05-14 | Globalfoundries Inc. | Strain-compensating fill patterns for controlling semiconductor chip package interactions |
US20130062775A1 (en) * | 2011-09-12 | 2013-03-14 | Globalfoundries Inc. | Strain-Compensating Fill Patterns for Controlling Semiconductor Chip Package Interactions |
US20130241064A1 (en) * | 2012-03-14 | 2013-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of forming the same |
US9768132B2 (en) * | 2012-03-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structure and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US6410435B1 (en) | 2002-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6410435B1 (en) | Process for fabricating copper interconnect for ULSI integrated circuits | |
KR100647995B1 (en) | Method for forming a semiconductor device | |
US6440844B1 (en) | Semiconductor device with copper wiring and its manufacture method | |
US20100155949A1 (en) | Low cost process flow for fabrication of metal capping layer over copper interconnects | |
US20080099913A1 (en) | Metallization layer stack without a terminal aluminum metal layer | |
CN115332166A (en) | Low resistivity metal interconnect structure with self-forming diffusion barrier layer | |
US7485949B2 (en) | Semiconductor device | |
US8324731B2 (en) | Integrated circuit device | |
KR100421826B1 (en) | Semiconductor device and its production process | |
KR100752971B1 (en) | Wire structure and forming method of the same | |
US6849541B1 (en) | Method of fabricating a dual damascene copper wire | |
JP4130621B2 (en) | Semiconductor device and manufacturing method thereof | |
US20090096103A1 (en) | Semiconductor device and method for forming barrier metal layer thereof | |
WO2005038904A1 (en) | Semiconductor device | |
US6638849B2 (en) | Method for manufacturing semiconductor devices having copper interconnect and low-K dielectric layer | |
US5950108A (en) | Method of fabricating a conductive plug | |
US6346472B1 (en) | Manufacturing method for semiconductor metalization barrier | |
US7538024B2 (en) | Method of fabricating a dual-damascene copper structure | |
US6531780B1 (en) | Via formation in integrated circuit interconnects | |
US6348732B1 (en) | Amorphized barrier layer for integrated circuit interconnects | |
US6518648B1 (en) | Superconductor barrier layer for integrated circuit interconnects | |
KR100924556B1 (en) | Metal wiring of semiconductor device and method of manufacturing the same | |
WO2008054680A2 (en) | A metallization layer stack without a terminal aluminum metal layer | |
US6649511B1 (en) | Method of manufacturing a seed layer with annealed region for integrated circuit interconnects | |
US20020127849A1 (en) | Method of manufacturing dual damascene structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0001 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 |