US20020135986A1 - Electronic device and a method of manufacturing the same - Google Patents

Electronic device and a method of manufacturing the same Download PDF

Info

Publication number
US20020135986A1
US20020135986A1 US10/152,839 US15283902A US2002135986A1 US 20020135986 A1 US20020135986 A1 US 20020135986A1 US 15283902 A US15283902 A US 15283902A US 2002135986 A1 US2002135986 A1 US 2002135986A1
Authority
US
United States
Prior art keywords
electronic component
wiring board
main surface
thermo
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/152,839
Inventor
Shigeru Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to US10/152,839 priority Critical patent/US20020135986A1/en
Publication of US20020135986A1 publication Critical patent/US20020135986A1/en
Assigned to RENESAS TECHNOLOGY CORPORATION reassignment RENESAS TECHNOLOGY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HITACHI, LTD.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/27001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10636Leadless chip, e.g. chip capacitor or resistor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0278Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126Assembling bases
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49131Assembling to base an electrical component, e.g., capacitor, etc. by utilizing optical sighting device
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49133Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
    • Y10T29/49137Different components
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49139Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147Assembling terminal to base
    • Y10T29/49149Assembling terminal to base by metal fusion bonding

Definitions

  • the present invention relates to an electronic device and a manufacturing technology thereof, and particularly to a technology effective for application to an electronic device having electronic components mounted on a wiring board, which is suitable for use in each of different embodiments.
  • MCM Multi Chip Module
  • the MCM is one wherein a plurality of semiconductor chips each having an integrated circuit built therein are mounted or implemented on a wiring board to configure one integrated function.
  • a flip-chip mounting technology for using semiconductor chips (flip chips) wherein protruded electrodes are respectively formed on electrode pads placed on a circuit forming surface, and mounting the same on a wiring board has actively been adopted for the MCM.
  • ACF Anisotropic Conductive Film
  • the ACF mounting system is a method for using a semiconductor chip wherein stud bumps each comprising, for example, gold (Au) are respectively formed on electrode pads placed on a circuit forming surface as protruded electrodes, thermo-compression bonding the semiconductor chip in a state in which an ACF resin is being interposed between the semiconductor chip and a wiring board to thereby bond and fix the semiconductor chip to the wiring board, and electrically connecting connecting portions of wirings of the wiring board and electrode pads of the semiconductor chip respectively.
  • the anisotropic conductive film is one obtained by mixing lots of conductive particles into an insulating-film resin in dispersed form.
  • the ACF mounting has been described in Unexamined Patent Publication Hei No. 10(1998)-270496(U.S. Pat. No. 6,208,525).
  • NCF Non Conductive Film
  • ACP Anisotropic Conductive Paste
  • soldering devices or electronic components mounted or packaged by soldering are known as surface mount devices (SMD: Surface Mount Devices) mounted on a wiring board in addition to the semiconductor chip.
  • the soldering electronic components include passive components or parts and active components or parts.
  • the soldering passive components may be mentioned, for example, chip capacitors, chip resistors, chip inductors, etc.
  • As the soldering active components may be mentioned, for example, semiconductor devices such as a BGA (Ball Grid Array) type, a CSP (Chip Size Package) type, a QFP (Quad Flatpack Package) type, a QFN (Quad Flatpack Non-Leaded Package) type, which respectively include packaged semiconductor chips, etc.
  • the present inventors have developed an MCM wherein a semiconductor chip (hereinafter called a “compression mounted IC (Integrated Circuit) chip”) mounted by thermo-compression bonding as in the ACG mounting system, and soldering electronic components are placed on the same wiring board in mixed form.
  • a semiconductor chip hereinafter called a “compression mounted IC (Integrated Circuit) chip”
  • thermo-compression bonding as in the ACG mounting system
  • soldering electronic components are placed on the same wiring board in mixed form.
  • the soldering electronic components include those whose post-mount heights (each corresponding to a height from one main surface of a wiring board to the top portion) are higher than that of the compression mounted IC chip.
  • a thermo-compression bonding tool thermo-compression bonding head
  • thermo-compression bonding head thermo-compression bonding head
  • thermo-compression bond When it is desired to collectively thermo-compression bond a plurality of compression mounted IC chips with a view toward improving productivity, it is necessary to use one larger than the compression mounted IC chip as a thermo-compression bonding tool. However, when soldering electronic components high in height exist within a range for the thermo-compression bonding tool, it becomes difficult to collectively thermo-compression bond the IC chips.
  • a soldering paste material (corresponding to a semisolid soldering material obtained by mixing and kneading lots of solder particles and flux together) is supplied to connecting portions of wirings for the wiring board, soldering electronic components are thereafter mounted so that the connecting portions of the wirings for the wiring board and their corresponding electrode portions of the soldering electronic components are held face to face with one another with the soldering paste material interposed therebetween, and subsequently they are subjected to heat treatment to thereby melt the soldering paste material, whereby the mounting of the soldering electronic components is carried out.
  • a screen printing method or a dispense method is used for the purpose of the supply of the soldering paste material.
  • the screen printing method is a method for transferring a soldering paste material placed on a screen mask to the surface of a substrate through each aperture or opening defined in the screen mask by means of a squeegee.
  • the dispense method is a method for discharging a soldering paste material through a thin nozzle and applying it.
  • the screen printing method capable of collectively supplying the soldering paste material is suitable for the achievement of an improvement in productivity of the MCM.
  • the compression mounted IC chip is mounted prior to each soldering electronic component, it is difficult to supply the soldering paste material by means of the screen printing method upon the mounting of the soldering electronic components.
  • the supply of the soldering paste material is carried out through the use of a screen mask called an “embossed mask” provided with at least one protruded portion at a portion of the already-mounted compression mounted IC chip so as to avoid the portion, whereby the supply of the soldering paste material by one operation is allowed.
  • a radiator is selected for the MCM which needs to have high dissipation. Since the back of the compression mounted IC chip, which is opposite to its circuit forming surface, is kept bare, the radiator is mounted onto the back of the compression mounted IC chip with a thermal conductive sheet interposed therebetween, the compression mounted IC chip can obtain a high radiating effect. However, when the soldering electronic components higher than the compression mounted IC chip in post-mount height exist, the soldering electronic components interfere with the contact between the back of the compression mounted IC chip and the thermal conductive sheet, whereby the dissipation of the MCM is reduced.
  • An object of the present invention is to provide a technology capable of achieving an improvement in productivity of an electronic device.
  • Another object of the present invention is to provide a technology capable of achieving a size reduction in electronic device.
  • a further object of the present invention is to provide a technology capable of achieving an improvement in dissipation of an electronic device.
  • an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and the first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material and higher than the first electronic component in post-mounting height, and wherein the first electronic component is mounted before the mounting of the second electronic component.
  • the adhesive resin is a thermosetting resin.
  • thermo-compression bonding tool in the method described in the above means (1), the temperature of the thermo-compression bonding tool at the time that the first electronic component is thermo-compression bonded, is higher than a melting point of the soldering paste material.
  • the first electronic component is an active part with circuits built therein, and the second electronic component is a passive part.
  • an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and the first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material, and wherein the second electronic component is mounted before the mounting of the first electronic component.
  • the second electronic component is higher than the first electronic component in post-mounting height.
  • the first electronic component is a passive part with circuits built therein, and the second electronic component is an active part.
  • an electronic device comprising:
  • a thermal conductive sheet mounted to the plurality of first electronic components and dismounted to the plurality of second electronic components.
  • FIG. 1 is a typical plan view of an MCM (electronic device) showing a first embodiment of the present invention
  • FIG. 2 is a typical bottom view of the MCM shown in FIG. 1;
  • FIG. 3 is a cross-sectional view illustrating the state of mounting of a control chip, buffer chips and chip capacitors built in the MCM shown in FIG. 1;
  • FIG. 4(A) and FIG. 4(B) are cross-sectional views for describing the manufacture of the MCM showing the first embodiment of the present invention
  • FIG. 5(A) and FIG. 5(B) are cross-sectional views for describing the manufacture of the MCM illustrating the first embodiment of the present invention
  • FIG. 6(A) and FIG. 6(B) are cross-sectional views for describing the manufacture of the MCM depicting the first embodiment of the present invention
  • FIG. 7(A) and FIG. 7(B) are cross-sectional views for describing the manufacture of the MCM illustrating the first embodiment of the present invention
  • FIG. 8 is a plan view for describing the manufacture of the MCM showing the first embodiment of the present invention.
  • FIG. 9 is a plan view for describing the manufacture of the MCM illustrating the first embodiment of the present invention.
  • FIG. 10(A) and FIG. 10(B) are cross-sectional views for describing the manufacture of an MCM showing a second embodiment of the present invention
  • FIG. 11(A) and FIG. 11(B) are cross-sectional views for describing the manufacture of the MCM illustrating the second embodiment of the present invention.
  • FIG. 12(A) and FIG. 12(B) are cross-sectional views for describing the manufacture of the MCM depicting the second embodiment of the present invention.
  • FIG. 13(A) and FIG. 13(B) are cross-sectional views for describing the manufacture of the MCM showing the second embodiment of the present invention.
  • FIG. 14(A) and FIG. 14(B) are cross-sectional views for describing the manufacture of the MCM illustrating the second embodiment of the present invention.
  • FIG. 15 is a cross-sectional view for describing the manufacture of the MCM showing the second embodiment of the present invention.
  • FIG. 16 is a plan view for describing the manufacture of the MCM depicting the second embodiment of the present invention.
  • FIG. 17 is a plan view for describing the manufacture of the MCM illustrating the second embodiment of the present invention.
  • FIG. 18 is a cross-sectional view showing a schematic configuration of an MCM illustrative of a third embodiment of the present invention.
  • FIG. 19 is a developed view of the MCM shown in FIG. 18;
  • FIG. 20 is a developed view of the MCM shown in FIG. 18.
  • FIG. 21 is a cross-sectional view of an MCM to which the present invention is not applied.
  • FIG. 1 is a typical plan view of an MCM (electronic device) showing a first embodiment of the present invention.
  • FIG. 2 is a typical bottom view of the MCM shown in FIG. 1.
  • FIG. 3 is a typical cross-sectional view showing the state of mounting or implementation of chip capacitors, a control chip, and buffer chips built in the MCM shown in FIG. 1. Incidentally, hatching indicative of a section is omitted in FIG. 3 to make it easy to see the drawings.
  • an MCM (electronic device) 1 has a configuration wherein a plurality of soldering parts or components and crimped IC chips are placed on one main surface 2 X of a wiring board 2 , and a plurality of ball-shaped solder bumps 22 are disposed on a reverse side or back (the other main surface) 2 Y thereof opposite to the main surface 2 X of the wiring board 2 as external connecting terminals.
  • One semiconductor chip (hereinafter called a “control chip”) 10 having a control circuit built therein, four semiconductor chips (hereinafter called “memory chips”) 12 each having a memory circuit (e.g., SDRAM: Synchronous Dynamic Random Access Memory) built therein, five semiconductor chips (hereinafter called “buffer chips”) 14 each having a buffer circuit built therein, and one semiconductor chip (hereinafter called an “operation or arithmetic chip”) 16 having an NAND circuit built therein are used as the crimped IC chips.
  • These compression mounted electronic parts or components are mounted or packaged by an ACF packaging system.
  • a plurality of chip capacitors ( 17 , 18 ) and chip resistors 19 are used as soldering electronic parts or components. These soldering electronic components are mounted by a soldering reflow method.
  • the solder bumps 22 are respectively formed of a solder material having a Pb-Sn composition, for example.
  • the solder bumps 22 are electrically and mechanically connected to their corresponding electrode pads placed on the back 2 Y of the wiring board 2 .
  • the planar shapes of the control chip 10 , memory chips 12 , buffer chips 14 and an operation chip 16 are respectively formed in a square fashion.
  • the buffer chips 14 and the memory chips 12 are respectively shaped in the form of a rectangle, for example, whereas the control chip 10 and the operation chip 16 are respectively shaped in the form of a square, for example.
  • control chip 10 memory chips 12 , buffer chips 14 and operation chip 16 , they are respectively configured so as to principally have a semiconductor substrate, a multilayer interconnection layer formed by laminating an insulating layer and a wiring layer on a circuit forming surface of the semiconductor substrate in plural stages, and a surface protective film (final protection) formed so as to cover the multilayer interconnection layer.
  • the semiconductor substrate is formed of a monocrystal silicon, for example, the insulating layer is formed of a silicon oxide film, for example, and the wiring layer is formed of a metal film such as aluminum (Al) or an aluminum alloy or the like.
  • a surface protective film for each memory chip 12 is formed of a polyimide resin capable of achieving an improvement in alpha ray-resistant strength to a memory, for example.
  • a surface protective film for each of the control chip 10 , buffer chips 14 and operation chip 16 is formed of an insulating film such as silicon oxide or silicon nitride.
  • the wiring board 2 is configured so as to have a rigid substrate, a flexible layer formed on the rigid substrate by a buildup process, and an insulating film 5 formed on the flexible layer.
  • the rigid substrate and flexible layer are formed as a multilayer interconnection structure.
  • Each of insulating layers for the rigid substrate is formed of, for example, a high elastic resin plate obtained by impregnating a glass fiber with an epoxy or polyimide resin.
  • Each of insulating layers for the flexible layer is formed of an epoxy low elastic resin.
  • respective wiring layers for the rigid substrate and flexible layer are respectively formed of a metal film which comprises copper (Cu), for example.
  • the insulating film 5 is formed of an epoxy resin, for example.
  • the insulating film 5 serves so as to control the spread of on-mounting solder leakage to the soldering electronic components ( 17 , 18 and 19 in the present embodiment) and ensure adhesion power of an adhesive or bonding rein at package with respect to the compression mounted electronic parts or components ( 10 , 12 , 14 and 16 in the present embodiment).
  • a plurality of connecting portions 3 and electrode pads 4 both comprising portions of wirings formed in the wiring layer corresponding to the top layer of the wiring board 2 are provided in the wiring layer. These connecting portions 3 and electrode pads 4 are respectively exposed from the one main surface 2 X of the wiring board 2 through apertures or opening defined in the insulating film 5 .
  • a plurality of electrode pads ( 10 a and 14 a ) are formed on their corresponding circuit forming surfaces ( 10 X and 14 X) respectively corresponding to one main surfaces of one main surfaces and other main surfaces opposite to one another, of the respective chips.
  • the plurality of electrode pads ( 10 a and 14 a ) of the respective chips are formed in their corresponding wiring layers corresponding to the top layers of the multilayer interconnection layers for the respective chips. They are exposed from their corresponding circuit forming surfaces of the respective chips through bonding openings or apertures defined in the surface protective films of the respective chips.
  • a plurality of electrode pads are formed on their corresponding circuit forming surfaces of the memory and operation chips 12 and 16 even in the case of both chips in a manner similar to the control chip 10 and the buffer chips 14 .
  • the electrode pads 10 a of the control chip 10 , the electrode pads 14 a of the buffer chip 14 and the electrode pads of the operation chip 16 are disposed in a four-side pad arrangement, and the electrode pads of each memory chip 12 are provided in a center-pad arrangement.
  • Stud bumps 11 made up of, for example, Au are respectively formed on the electrode pads of the control chip 10 and the buffer chips 14 and the electrode pads of the memory chips 12 and the operation chip 16 as protruded electrodes at the stage preceding a mounting process.
  • the stud bumps 11 are formed by, for example, a ball bonding method of utilizing ultrasonic vibrations in combination with thermo-compression bonding through the use of Au wires, for example.
  • the present ball bonding method is a method of forming balls at leading ends of the Au wires, thereafter thermo-compression bonding the balls to their corresponding electrode pads of each chip while the ultrasonic vibrations are being applied thereto, and subsequently cutting the Au wires from portions of the balls to thereby form bumps.
  • the stud bumps formed on the electrode pads are firmly connected to their corresponding electrode pads.
  • the control chip 10 is mounted in a state in which its circuit forming surface 10 X is placed face-to-face with one main surface 2 X of the wiring board 2 .
  • an anisotropic conductive resin 20 is interposed between each buffer chip 14 and the wiring board 2 as a bonding or adhesive resin.
  • the control chip 10 is bonded and fixed to the wiring board 2 by means of the anisotropic conductive resin 20 .
  • the stud bumps 11 of the control chip 10 are respectively placed between the electrode pads 10 a of the control chip 10 and the connecting portions 3 placed on the wiring board 2 through the openings defined in the insulating film 5 to thereby electrically connect the two.
  • the stud bumps 11 are pressure-welded to their corresponding connecting portions 5 a of the wiring board 2 by a heat shrinkage force (corresponding to a contractile or shrinkage force produced when the anisotropic conductive resin 20 is restored from a heated state to a room-temperature state) of the anisotropic conductive resin 20 interposed between the wiring board 2 and the control chip 10 , and a thermosetting shrinkage force (corresponding to a contractile or shrinkage force produced when a thermosetting resin is cured), a crimping force developed by a thermo-compression bonding tool, etc.
  • a heat shrinkage force corresponding to a contractile or shrinkage force produced when the anisotropic conductive resin 20 is restored from a heated state to a room-temperature state
  • Parts of conductive particles mixed into the anisotropic conductive resin 20 in large quantities are respectively interposed between the stud bumps 11 and the connecting portions 5 a of the wiring board 2 .
  • the memory chips 12 , the buffer chips 14 and the operation 18 chip 16 are also packaged or mounted in a manner similar to the control chip 10 .
  • Each of the chip capacitors 17 is shaped in the form of a rectangle and has electrode portions 17 a at their both ends.
  • the chip capacitors 18 and the chip resistors 19 are also configured in a manner similar to the chip capacitors 17 .
  • the chip capacitors 17 and 18 and the chip resistors 19 are electrically and mechanically connected to their corresponding electrode pads 4 of the wiring board 2 by solder 21 through the openings defined in the insulating film 5 .
  • Heights (corresponding to heights from one main surface 2 X of the wiring board 2 to the top portions of the post-mounting electronic components) of the post-mounting respective electronic components are as follows.
  • the heights of the control chip 10 and the memory chip 12 are about 0.4 [mm]
  • the heights of the buffer chip 14 and the operation chip 16 are about 0.28 [mm]
  • the height of each chip capacitor 17 is about 0.85 [mm]
  • the height of each chip capacitor 18 is about 0.8 [mm]
  • the height of each chip resistor 19 is about 0.45 [mm], respectively.
  • FIGS. 4 through 7 are respectively typical cross-sectional views for describing a process for the MCM
  • FIGS. 8 and 9 are respectively typical plan views for describing the process for the MCM.
  • hatching indicative of sections are omitted in FIG. 4 through 7 to make it easy to see the drawings.
  • soldering electronic components are mounted after the mounting or packaging of compression mounted electronic components.
  • the compression mounted electronic components (corresponding to the control chip 10 , memory chips 12 , buffer chips 14 and operation or arithmetic chip 16 ) and the soldering electronic components (corresponding to the chip capacitors 17 and 18 and chip resistors 19 ) are first prepared, and a wiring board 2 shown in FIG. 4(A) is prepared. Stud pads 11 have been formed on their corresponding electrode pads of the control chip 10 , memory chips 12 , buffer chips 14 and operation chip 16 .
  • a sheet-shaped anisotropic conductive resin film 20 A is transferred from a cover tape 23 to its corresponding control chip mounting or loading area of one main surface of the wiring board 2 by means of an applying or sticking tool (sticking head) 25 .
  • the anisotropic conductive resin film 20 A is placed on its corresponding control chip mounting area of one main surface 2 X of the wiring board 2 .
  • the anisotropic conductive resin film 20 A one is used which is obtained by mixing lots of conductive particles into an epoxy thermosetting resin, for example.
  • the corresponding control chip 10 is placed on its corresponding control chip mounting area of one main surface 2 X of the wiring board 2 with the anisotropic conductive resin film 20 A interposed therebetween.
  • the control chip 10 is placed in such a manner that its circuit forming surface 10 X is provided face to face with one main surface 2 X of the wiring board 2 .
  • the control chip 10 is conveyed from a storage tray to the control chip mounting area of one main surface 2 X of the wiring board 2 by means of a conveying collet of a chip loader.
  • the control chip 10 is thermo-compression bonded by a thermo-compression bonding tool 26 A to connect the stud bumps 11 to their corresponding connecting portions 3 of the wiring board 2 . Thereafter, its thermo-compression bonded state is held until the anisotropic conductive resin film 20 A is cured. An anisotropic conductive resin film 20 A is melted once and thereafter cured. Thus, as shown in FIG. 6(B), the control chip 10 is bonded and fixed to the wiring board 2 by the cured anisotropic conductive resin 20 .
  • Electrode pads 10 a of the control chip 10 are pressure-welded to their corresponding connecting portions 3 of the wiring board 2 and thereby electrically connected to the connecting portions 3 of the wiring board 2 through the stud bumps 11 and parts of the conductive particles mixed into the anisotropic conductive resin 20 in large quantities.
  • the thermo-compression bonding of the chip is carried out with a Teflon sheet 24 interposed between the control chip 10 and the thermo-compression bonding tool 26 A.
  • each of the memory chips 12 is implemented on its corresponding memory chip mounting area of one main surface 2 X of the wiring board 2 by a method similar to the control chip 10 .
  • each of the buffer chips 14 is mounted on its corresponding buffer chip mounting area of one main surface 2 X of the wiring board 2 by the method similar to the control chip 10 .
  • the operation chip 16 is implemented on its corresponding operation chip mounting area of one main surface 2 X of the wiring board 2 by the method similar to the control chip 10 .
  • compression mounted or packaged components are placed on one main surface 2 X of the wiring board 2 .
  • thermo-compression bonding tool 26 A for thermo-compression bonding the compression mounted electronic components become easy to contact the already-mounted soldering components. It is therefore necessary to widen the interval between each soldering electronic component and its corresponding compression mounted electronic component.
  • the mounting of the compression mounted electronic components prior to the soldering electronic components as in the present embodiment makes it possible to substantially eliminate the problem that the thermo-compression bonding tool 26 A makes contact with the soldering components. It is therefore possible to narrow the interval between the soldering electronic component and its corresponding compression mounted electronic component.
  • the curing of the anisotropic conductive resin film 20 A is carried out under the condition of 180° C. and 20 seconds. Heating at this time is carried out by the thermo-compression bonding tool 26 A heated to 235° C. after the temperature of the wiring board 2 has been set to 65° C. in advance.
  • the curing of the anisotropic conductive resin film 20 A is carried out under the condition of 200° C. and 10 seconds to achieve a further improvement in productivity as compared with the condition for the thermo-compression bonding process, it is necessary to increase the set temperature of the thermo-compression bonding tool 26 A to 265° C. while the temperature of the wring board 2 is being kept at 65° C. as it is.
  • solder for each soldering component might be melted by heat in the thermo-compression bonding process if the soldering electronic components are mounted prior to the compression mounted electronic components.
  • a thermo-compression bonding tool 26 A having such a size as to cover the area for mounting the soldering electronic components is adopted in particular, solder will melt even where the post-mounting height of each soldering electronic component is higher or lower than that the post-mounting height of each compression mounted electronic component, thereby causing problems such as the omission of each soldering electronic component, etc.
  • thermo-compression bonding process is in no danger of exerting a bad influence on the soldering electronic components. Further, the heat in the process of melting the soldering paste material 21 A is at low risk of exerting a bad influence on the anisotropic conductive resin 20 whose curing has been finished.
  • thermo-compression bonding tool 26 A capable of being adopted even for a process for thermo-compression bonding a large chip and a process for collectively thermo-compression bonding a plurality of chips can commonly be adopted even for a process for thermo-compression bonding a small chip.
  • thermo-compression bonding head larger than the compression mounted electronic components. If soldering electronic components high in height exist within a range for a bonding tool in such a case, it is difficult to collectively thermo-compression bond them. However, the mounting of the compression mounted electronic components prior to the soldering electronic components allows the collective thermo-compression bonding of the plurality of compression mounted electronic components.
  • thermo-compression bonding tool 26 A larger than at least the compression mounted electronic components is adopted as described in the present embodiment, a Teflon sheet 24 can be interposed between each of the compression mounted electronic components and the thermo-compression bonding tool 26 A to prevent the thermo-compression bonding tool 26 A from being contaminated due to the anisotropic conductive resin 20 that extends out toward the periphery of each compression mounted electronic component.
  • soldering paste material 21 A is supplied onto each electrode pad 4 in one main surface 2 X of the wiring board 2 .
  • the supply of the soldering paste material 21 A is carried out by a dispenser method for discharging the soldering paste material 21 A from a thin nozzle 27 and applying it to each electrode pad as shown in FIG. 7(A) .
  • a soldering paste material 21 A which is obtained by blending and kneading at least fine solder particles and flux.
  • a soldering paste material obtained by mixing and kneading solder particles each having a 37 [wt %]Pb-63[wt %]Sn composition, for example is used.
  • the flux may include a pine resin, an active material and an organic solvent or the like.
  • chip capacitors 17 and 18 and chip resistors 19 are placed on their corresponding electrode pads 4 of one main surface 2 X of the wiring board 2 with the soldering paste material 21 A interposed therebetween. Afterwards, heat treatment is done to melt the soldering paste material 21 A, whereby as shown in FIG. 3, the electrode pads 4 on the wiring board 2 and the electrodes 17 A of the chip capacitors 17 are electrically and mechanically connected to one another by means of solder 21 , and the electrode pads 4 on the wiring board 2 and the electrodes for the chip capacitors 18 and the chip resistors 19 are also electrically and mechanically connected to one another by the solder 21 in a manner similar to the chip capacitors 17 . Thus, as shown in FIG. 9, the soldering electronic components are placed on one main surface 2 X of the wiring board 2 .
  • the periphery of each soldering electronic component is contaminated by the composition of the flux contained in the soldering paste material 21 A.
  • the mounting of the compression mounted electronic components prior to the soldering electronic components makes it possible to prevent the respective connecting portions 3 of the wiring board 2 connected to the compression mounted electrode components from being contaminated by the flux composition.
  • soldering electronic components high in post-mounting height as compared with the compression mounted electronic components are mounted or packaged prior to the compression mounted electronic components.
  • the thermo-compression bonding tool 26 A makes contact with the soldering electronic components, the intervals between the soldering electronic components and the compression mounted electronic components can be narrowed respectively.
  • the MCM 1 can be reduced in size.
  • the large thermo-compression bonding tool 26 A capable of being adopted even for the process for thermo-compression bonding the large chip and the process for collectively thermo-compression bonding the plurality of chips can commonly be adopted even for the process for thermo-compression bonding each small chip.
  • the plurality of compression mounted electronic components can collectively be thermo-compression bonded, an improvement in productivity of the MCM 1 can be achieved.
  • the Teflon sheet 24 can be interposed between each of the compression mounted electronic components and the thermo-compression bonding tool 26 A to prevent the thermo-compression bonding tool 26 A from being contaminated by the anisotropic conductive resin 20 that extends out toward the periphery of each compression mounted electronic component. As a result, an improvement in productivity of the MCM 1 can be achieved.
  • soldering paste material 21 A The supply of the soldering paste material 21 A is carried out by the dispenser method.
  • the soldering paste material 21 A can be supplied onto the electrode pads 4 of the wiring board 2 even after the mounting of the compression mounted electronic components, the soldering electronic components can be implemented or packaged even after the implementation of the compression mounted electronic components.
  • the supply of the soldering paste material 21 A subsequent to the mounting of the compression mounted electronic components can be carried out even by a screen printing method using an embossed mask. In such a case, however, it is difficult to place each of the soldering electronic components in the neighborhood (about 5 mm or less) of the compression mounted electronic component. Accordingly, the supply of the soldering paste material by the dispenser method is advantageous to achieve a size reduction in MCM 1 .
  • semiconductor devices such as multi-pin BGA, CSP, QFP and QFN types, etc. are installed as soldering electronic components, the number of points to supply the soldering paste material increases. It is therefore disadvantageous to supply the soldering paste material by the dispenser method. When such multi-pin semiconductor devices are packaged or implemented, the supply of the soldering paste material by the screen printing method using the embossed mask is advantageous.
  • FIGS. 10 through 15 are respectively cross-sectional views for describing the manufacture of the MCM showing the second embodiment of the present invention.
  • FIGS. 16 and 17 are respectively plan views for describing the manufacture of the MCM showing the second embodiment of the present invention. Incidentally, hatching indicative of sections are omitted in FIGS. 10 through 15 to make it easy to see the drawings.
  • control chip 10 Control chip 10 , memory chips 12 , buffer chips 14 and arithmetic or operation chip 16
  • soldering mounted parts or components chips capacitors 17 and 18 and chip resistors 19
  • FIG. 10(A) a wiring board 2 shown in FIG. 10(A) is prepared. Stud bumps 11 are formed on their corresponding electrode pads of the control chip, 10 , memory chips 12 , buffer chips 14 and operation chip 16 .
  • a screen mask 28 is placed on one main surface 2 X of the wiring board 2 .
  • the screen mask 28 has apertures or openings 28 A at positions opposite to the respective pads 4 on the wiring board 2 .
  • a semisolid soldering paste material (cream solder) 21 A is applied onto one surface of the screen mask 28 .
  • a soldering paste material 21 A a soldering paste material is used which is obtained by mixing and kneading at least fine solder particles and flux.
  • a soldering paste material obtained by mixing and kneading solder particles each having a 37[wt %]lead (Pb)-63[wt %]tin (Sn) composition for example is used.
  • the flux may include a pine resin, an active material and an organic solvent or the like.
  • a squeegee 29 is slid along one surface of the screen mask 28 to charge the soldering paste material 21 A into the openings 28 A of the screen mask 28 and remove the extra soldering paste material 21 A.
  • the sliding of the squeegee 29 is carried out a few times.
  • the screen mask 28 is removed so that the soldering paste material 21 A is supplied onto the respective electrode pads 4 on the wiring board 2 by a screen printing method as shown in FIG. 11(A).
  • the collective supply of the soldering paste material 21 A onto the respective electrode pads 4 on the wiring board 2 by the screen printing method in this way is advantageous to the mounting of semiconductor devices such as multi-pin BGA, CSP, QFP and QFN types, etc. as compared with the case in which the soldering paste material 21 A is supplied to each individual electrode pads 4 by, for example, a dispense method or the like.
  • chip capacitors 17 and 18 and chip resistors 19 are placed on their corresponding electrode pads 4 of one main surface 2 X of the wiring board 2 with the soldering paste material 21 A interposed therebetween. Afterwards, heat treatment is done to melt the soldering paste material 21 A, whereby as shown in FIG. 12(A), the electrode pads 4 on the wiring board 2 and electrodes 17 A of the chip capacitors 17 are electrically and mechanically connected to one another by means of solder 21 , and the electrode pads 4 on the wiring board 2 and electrodes for the chip capacitors 18 and the chip resistors 19 are also electrically and mechanically connected to one another by the solder 21 in a manner similar to the chip capacitors 17 . Thus, as shown in FIG. 16, the soldering electronic components are placed on one main surface of the wiring board 2 .
  • respective connecting portions 3 of the wiring board 2 are cleaned by plasmas P prior to the mounting of the compression mounted components (plasma cleaning).
  • plasma cleaning makes it possible to perfectly remove contamination developed due to the composition of flux in the soldering paste material 21 A and prevent failures in connections between the stud pads 11 and the respective connecting portions 3 of the wiring board 2 .
  • a sheet-shaped anisotropic conductive resin film 20 A is transferred from a cover tape 23 to its corresponding control chip mounting or loading area of one main surface of the wiring board 2 by means of an applying or sticking tool 25 .
  • the anisotropic conductive resin film 20 A is placed on its corresponding control chip mounting area of one main surface 2 X of the wiring board 2 .
  • the anisotropic conductive resin film 20 A one is used which is obtained by mixing lots of conductive particles into an epoxy thermosetting resin, for example.
  • the control chip 10 is placed on its corresponding control chip mounting area of one main surface 2 X of the wiring board 2 with the anisotropic conductive resin film 20 A interposed therebetween.
  • the control chip 10 is placed in such a manner that its circuit forming surface 10 X is provided face to face with one main surface 2 X of the wiring board 2 .
  • the control chip 10 is conveyed from a storage tray to the control chip mounting area of one main surface 2 X of the wiring board 2 by means of a conveying collet of a chip loader.
  • the control chip 10 is thermo-compression bonded by a thermo-compression bonding tool 26 B to connect the stud bumps 11 to their corresponding connecting portions 3 of the wiring board 2 . Thereafter, its thermo-compression bonded state is held until the anisotropic conductive resin film 20 A is cured. The anisotropic conductive resin film 20 A is melted once and thereafter cured. Thus, as shown in FIG. 15, the control chip 10 is bonded and fixed to the wiring board 2 by the cured anisotropic conductive resin 20 .
  • Electrode pads 10 a of the control chip 10 are pressure-welded to their corresponding connecting portions 3 of the wiring board 2 and thereby electrically connected to the connecting portions 3 of the wiring board 2 through the stud bumps 11 and parts of the conductive particles mixed into the anisotropic conductive resin 20 in large quantities.
  • each of the memory chips 12 is implemented on its corresponding memory chip mounting area of one main surface of the wiring board 2 by a method similar to the control chip 10 .
  • each of the buffer chips 14 is mounted on its corresponding buffer chip mounting area of one main surface 2 X of the wiring board 2 by the method similar to the control chip 10 .
  • the operation chip 16 is implemented on its corresponding operation chip mounting area of one main surface 2 X of the wiring board 2 by the method similar to the control chip 10 .
  • compression mounted or packaged components are placed on one main surface 2 X of the wiring board 2 .
  • thermo-compression bonding tool 26 B When the soldering electronic component is mounted prior to the compression mounted electronic component, it is necessary to adopt one small to such an extent that a thermo-compression bonding tool 26 B no interferes with the soldering electronic component, as the thermo-compression bonding tool 26 B. Owing to the use of one wherein a head surface of the thermo-compression bonding tool 26 B is smaller than the compression mounted electronic component to be thermo-compression bonded in particular, the thermo-compression bonding tool 26 B can be prevented from being contaminated by the anisotropic conductive resin 20 that has extended out toward the periphery of the compression mounted electronic component.
  • thermo-compression bonding tool 26 B since the upper portions of all the stud bumps are covered with the head surface of the thermo-compression bonding tool 26 B where the head surface of the thermo-compression bonding tool 26 B is smaller than the compression mounted electronic component, the periphery of the head surface of the thermo-compression bonding tool 26 B is set so as to be located between the stud bumps and the periphery of the compression mounted electronic component in an on-plane layout. Consequently, all of heat and pressure applied by the thermo-compression bonding tool 26 B can more uniformly be applied to all the stud bumps.
  • the MCM can be downsized as compared with the case where the soldering paste material 21 A is supplied by the screen printing method using the embossed mask. Further, the productivity of the MCM can be improved as compared with the case in which the soldering paste material 21 A is supplied by the dispenser method.
  • thermo-compression bonding tool 26 B Owing to the use of the head surface of the thermo-compression bonding tool 26 B, which is smaller than each compression mounted electronic component to be thermo-compression bonded in the embodiment wherein the soldering electronic components are mounted prior to the compression mounted electronic component, the thermo-compression bonding tool 26 B can be prevented from being contaminated by the anisotropic conductive resin 20 that has extended out toward the periphery of the compression mounted electronic component. As a result, the productivity of the MCM can be improved.
  • thermo-compression bonding tool 26 B In the embodiment in which the soldering electronic components are implemented prior to the compression mounted electronic components, the periphery of the head surface of the thermo-compression bonding tool 26 B is set so as to be located between the stud bumps and each of the compression mounted electronic components. Consequently, all of heat and pressure applied by the thermo-compression bonding tool 26 B can more uniformly be applied to all the stud bumps.
  • thermo-compression bonding tool One smaller than each compression mounted electronic component to be thermo-compression bonded is used as the thermo-compression bonding tool to thereby make it possible to avoid the contact between the already-mounted soldering electronic component and the thermo-compression bonding head.
  • the first and second embodiments respectively have described the example in which the stud bumps are used as the protruded electrodes formed on the electrode pads of the semiconductor chip.
  • the present invention is not limited to the above.
  • solder bumps each having a Pb-Sn composition may be used.
  • solder bumps are used, each of which comprises a material whose melting point is higher than a solder melting temperature at the mounting of each soldering electronic component and a thermo-compression bonding temperature at the mounting of each compression mounted electronic component.
  • the protruded electrodes interposed between the electrode pads of the compression mounted electronic components and their corresponding connecting portions of the wiring board are formed on their corresponding electrode pads of the compression mounted electronic component in advance
  • the protruded electrodes may be formed on their connecting portions of the wiring board in advance.
  • the present invention is not limited to the above.
  • a paste-like anisotropic conductive resin (ACP) and a sheet-like non-conductive resin (NCF) may be used.
  • FIG. 18 is a cross-sectional view of the MCM showing the third embodiment of the present invention
  • FIGS. 19 and 20 are respectively developed views of the MCM shown in FIG. 18. Incidentally, hatching indicative of a section in FIG. 18 is omitted to make it easy to see the drawing.
  • the MCM according to the present embodiment is configured so as to have a thermal conductive sheet 30 and a radiator 31 .
  • the thermal conductive sheet 30 is formed of elastomeric silicon rubber, for example, and the radiator 31 is formed of a plane plate made up of aluminum, for example.
  • the thermal conductive sheet 30 has a shape patterned so as to make contact with the back of each compression mounted electronic component and not to make contact with chip capacitors 17 and 18 .
  • the thermal conductive sheet 30 having such a shape is mounted to the back of each compression mounted electronic component, and the radiator 31 is mounted to the thermal conductive sheet 30 , whereby the difference in vertical interval between the compression mounted electronic component and each of the chip capacitors 17 and 18 can be complemented with the thickness of the thermal conductive sheet 30 . Therefore, the chip capacitors 17 and 18 high in height do not interfere with the contact between the compression mounted electronic component and the thermal conductive sheet 30 as shown in FIG. 21. As a result, heat generated upon the operation of the compression mounted electronic component can efficiently be transferred to the thermal conductive sheet 30 , and hence the dissipation of the MCM can be improved.
  • the radiator 31 is formed so as to cover a plurality of compression mounted electronic components and a plurality of soldering electronic components, and in a plane size larger than that of the thermal conductive sheet 30 , whereby the radiator 31 increases in area, thus making it possible to achieve a further improvement in dissipation of the MCM.
  • the thermal conductive sheet 30 has such a shape as to make contact with each of chip resistors 19 A. This is because the heights of the control chip 10 and each memory chip 12 placed on both sides of the chip resistor 19 A are 0.4 [mm], whereas the height of the chip resistor 19 A is 0.45 [mm], and the difference in vertical height therebetween is equivalent to such an extent as that it is capable of being accommodated according to the deformation of the thermal conductive sheet 30 . Owing to the selective placement of ones relatively low in post-mounting height even in soldering components within an applying or sticking area of the thermal conductive sheet 30 in this way, the area between the adjacent compression mounted electronic components can also be effectively utilized, and the MCM can be downsized.
  • the productivity of an electronic device can be improved.
  • an electronic device can be brought into less size.
  • the dissipation of an electronic device can be enhanced.

Abstract

A method of manufacturing an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and the first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material and higher than the first electronic component in post-mounting height, and wherein the first electronic component is mounted before the mounting of the second electronic component.

Description

    FIELD OF THE INVENTION
  • The present invention relates to an electronic device and a manufacturing technology thereof, and particularly to a technology effective for application to an electronic device having electronic components mounted on a wiring board, which is suitable for use in each of different embodiments. [0001]
  • BACKGROUND OF THE INVENTION
  • There has been known an electronic device called an “MCM (Multi Chip Module)” as an electronic device. The MCM is one wherein a plurality of semiconductor chips each having an integrated circuit built therein are mounted or implemented on a wiring board to configure one integrated function. In order to speed up a data transfer rate of the MCM and downsize it, a flip-chip mounting technology for using semiconductor chips (flip chips) wherein protruded electrodes are respectively formed on electrode pads placed on a circuit forming surface, and mounting the same on a wiring board has actively been adopted for the MCM. [0002]
  • In the flip-chip mounting technology, various mounting or packaging methods or systems have been proposed and put into practical use. As one of them, there is known an ACF mounting or packaging system using a sheet-like anisotropic conductive film (ACF: Anisotropic Conductive Film) as an adhesive resin. The ACF mounting system is a method for using a semiconductor chip wherein stud bumps each comprising, for example, gold (Au) are respectively formed on electrode pads placed on a circuit forming surface as protruded electrodes, thermo-compression bonding the semiconductor chip in a state in which an ACF resin is being interposed between the semiconductor chip and a wiring board to thereby bond and fix the semiconductor chip to the wiring board, and electrically connecting connecting portions of wirings of the wiring board and electrode pads of the semiconductor chip respectively. The anisotropic conductive film is one obtained by mixing lots of conductive particles into an insulating-film resin in dispersed form. The ACF mounting has been described in Unexamined Patent Publication Hei No. 10(1998)-270496(U.S. Pat. No. 6,208,525). [0003]
  • In addition to the ACF mounting system, there are known an NCF mounting system using a sheet-like non conductive film (NCF: Non Conductive Film) as an adhesive resin, an ACP mounting system using a paste-like anisotropic conductive resin (ACP: Anisotropic Conductive Paste) as an adhesive resin, etc. [0004]
  • On the other hand, soldering devices or electronic components mounted or packaged by soldering are known as surface mount devices (SMD: Surface Mount Devices) mounted on a wiring board in addition to the semiconductor chip. The soldering electronic components include passive components or parts and active components or parts. As the soldering passive components, may be mentioned, for example, chip capacitors, chip resistors, chip inductors, etc. As the soldering active components, may be mentioned, for example, semiconductor devices such as a BGA (Ball Grid Array) type, a CSP (Chip Size Package) type, a QFP (Quad Flatpack Package) type, a QFN (Quad Flatpack Non-Leaded Package) type, which respectively include packaged semiconductor chips, etc. [0005]
  • SUMMARY OF THE INVENTION
  • Meanwhile, the present inventors have developed an MCM wherein a semiconductor chip (hereinafter called a “compression mounted IC (Integrated Circuit) chip”) mounted by thermo-compression bonding as in the ACG mounting system, and soldering electronic components are placed on the same wiring board in mixed form. Upon the development of the present MCM, the present inventors have found out the following problems. [0006]
  • (1) The soldering electronic components include those whose post-mount heights (each corresponding to a height from one main surface of a wiring board to the top portion) are higher than that of the compression mounted IC chip. When such soldering electronic components high in height are mounted prior to the compression mounted IC chip, a thermo-compression bonding tool (thermo-compression bonding head) for thermo-compression bonding the compression mounted IC chip become easy to contact the already-mounted soldering electronic components upon mounting the compression mounted IC chip. It is therefore necessary to widen the interval between each soldering electronic component and its corresponding compression mounted IC chip. Further, this would lead to the inhibition of a size reduction in MCM. [0007]
  • When it is desired to collectively thermo-compression bond a plurality of compression mounted IC chips with a view toward improving productivity, it is necessary to use one larger than the compression mounted IC chip as a thermo-compression bonding tool. However, when soldering electronic components high in height exist within a range for the thermo-compression bonding tool, it becomes difficult to collectively thermo-compression bond the IC chips. [0008]
  • (2) A soldering paste material (corresponding to a semisolid soldering material obtained by mixing and kneading lots of solder particles and flux together) is supplied to connecting portions of wirings for the wiring board, soldering electronic components are thereafter mounted so that the connecting portions of the wirings for the wiring board and their corresponding electrode portions of the soldering electronic components are held face to face with one another with the soldering paste material interposed therebetween, and subsequently they are subjected to heat treatment to thereby melt the soldering paste material, whereby the mounting of the soldering electronic components is carried out. For the purpose of the supply of the soldering paste material, a screen printing method or a dispense method is used. The screen printing method is a method for transferring a soldering paste material placed on a screen mask to the surface of a substrate through each aperture or opening defined in the screen mask by means of a squeegee. The dispense method is a method for discharging a soldering paste material through a thin nozzle and applying it. [0009]
  • The screen printing method capable of collectively supplying the soldering paste material is suitable for the achievement of an improvement in productivity of the MCM. However, when the compression mounted IC chip is mounted prior to each soldering electronic component, it is difficult to supply the soldering paste material by means of the screen printing method upon the mounting of the soldering electronic components. The supply of the soldering paste material is carried out through the use of a screen mask called an “embossed mask” provided with at least one protruded portion at a portion of the already-mounted compression mounted IC chip so as to avoid the portion, whereby the supply of the soldering paste material by one operation is allowed. In such a case, however, it is necessary to set a plane size of the protruded portion of the embossed mask larger than that of the compression mounted IC chip to thereby produce a smooth protruded shape so that the squeegee can be slid smoothly. Therefore, the soldering electronic components cannot be placed in the neighborhood of the compression mounted IC chip, thereby leading to the inhibition of a size reduction in MCM. [0010]
  • (3) A radiator is selected for the MCM which needs to have high dissipation. Since the back of the compression mounted IC chip, which is opposite to its circuit forming surface, is kept bare, the radiator is mounted onto the back of the compression mounted IC chip with a thermal conductive sheet interposed therebetween, the compression mounted IC chip can obtain a high radiating effect. However, when the soldering electronic components higher than the compression mounted IC chip in post-mount height exist, the soldering electronic components interfere with the contact between the back of the compression mounted IC chip and the thermal conductive sheet, whereby the dissipation of the MCM is reduced. [0011]
  • An object of the present invention is to provide a technology capable of achieving an improvement in productivity of an electronic device. [0012]
  • Another object of the present invention is to provide a technology capable of achieving a size reduction in electronic device. [0013]
  • A further object of the present invention is to provide a technology capable of achieving an improvement in dissipation of an electronic device. [0014]
  • The above, other objects, and novel features of the present invention will become apparent from the description of the present specification and the accompanying drawings. [0015]
  • Summaries of typical ones of the inventions disclosed in the present application will be described in brief as follows: [0016]
  • (1) There is provided a method of manufacturing an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and the first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material and higher than the first electronic component in post-mounting height, and wherein the first electronic component is mounted before the mounting of the second electronic component. [0017]
  • (2) In the method described in the above means (1), the adhesive resin is a thermosetting resin. [0018]
  • (3) In the method described in the above means (1), the temperature of the thermo-compression bonding tool at the time that the first electronic component is thermo-compression bonded, is higher than a melting point of the soldering paste material. [0019]
  • (4) In the method described in the above means (1), the first electronic component is an active part with circuits built therein, and the second electronic component is a passive part. [0020]
  • (5) There is provided a method of manufacturing an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and the first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material, and wherein the second electronic component is mounted before the mounting of the first electronic component. [0021]
  • (6) In the method described in the above means (5), the supply of the soldering paste material is carried out by a screen printing method. [0022]
  • (7) In the method described in the above means (5), the second electronic component is higher than the first electronic component in post-mounting height. [0023]
  • (8) In the method described in the above means (5), the first electronic component is a passive part with circuits built therein, and the second electronic component is an active part. [0024]
  • (9) There is provided an electronic device comprising: [0025]
  • a wiring board; [0026]
  • a plurality of first electronic components implemented in a first area of one main surface of the wiring board; [0027]
  • a plurality of second electronic components implemented in a second area different from the first area of the one main surface of the wiring board, and each having a height extending from the one main surface of the wiring board to the top portion, which is higher than that of each first electronic component; and [0028]
  • a thermal conductive sheet mounted to the plurality of first electronic components and dismounted to the plurality of second electronic components. [0029]
  • (10) In the electronic device described in the above means (9), a radiator mounted to the thermal conductive sheet and formed in a flat size for covering the plurality of first electronic components and the plurality of second electronic components is provided. [0030]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • While the specification concludes with claims particularly pointing out and distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention, the objects and features of the invention and further objects, features and advantages thereof will be better understood from the following description taken in connection with the accompanying drawings in which: [0031]
  • FIG. 1 is a typical plan view of an MCM (electronic device) showing a first embodiment of the present invention; [0032]
  • FIG. 2 is a typical bottom view of the MCM shown in FIG. 1; [0033]
  • FIG. 3 is a cross-sectional view illustrating the state of mounting of a control chip, buffer chips and chip capacitors built in the MCM shown in FIG. 1; [0034]
  • FIG. 4(A) and FIG. 4(B) are cross-sectional views for describing the manufacture of the MCM showing the first embodiment of the present invention; [0035]
  • FIG. 5(A) and FIG. 5(B) are cross-sectional views for describing the manufacture of the MCM illustrating the first embodiment of the present invention; [0036]
  • FIG. 6(A) and FIG. 6(B) are cross-sectional views for describing the manufacture of the MCM depicting the first embodiment of the present invention; [0037]
  • FIG. 7(A) and FIG. 7(B) are cross-sectional views for describing the manufacture of the MCM illustrating the first embodiment of the present invention; [0038]
  • FIG. 8 is a plan view for describing the manufacture of the MCM showing the first embodiment of the present invention; [0039]
  • FIG. 9 is a plan view for describing the manufacture of the MCM illustrating the first embodiment of the present invention; [0040]
  • FIG. 10(A) and FIG. 10(B) are cross-sectional views for describing the manufacture of an MCM showing a second embodiment of the present invention; [0041]
  • FIG. 11(A) and FIG. 11(B) are cross-sectional views for describing the manufacture of the MCM illustrating the second embodiment of the present invention; [0042]
  • FIG. 12(A) and FIG. 12(B) are cross-sectional views for describing the manufacture of the MCM depicting the second embodiment of the present invention; [0043]
  • FIG. 13(A) and FIG. 13(B) are cross-sectional views for describing the manufacture of the MCM showing the second embodiment of the present invention; [0044]
  • FIG. 14(A) and FIG. 14(B) are cross-sectional views for describing the manufacture of the MCM illustrating the second embodiment of the present invention; [0045]
  • FIG. 15 is a cross-sectional view for describing the manufacture of the MCM showing the second embodiment of the present invention; [0046]
  • FIG. 16 is a plan view for describing the manufacture of the MCM depicting the second embodiment of the present invention; [0047]
  • FIG. 17 is a plan view for describing the manufacture of the MCM illustrating the second embodiment of the present invention; [0048]
  • FIG. 18 is a cross-sectional view showing a schematic configuration of an MCM illustrative of a third embodiment of the present invention; [0049]
  • FIG. 19 is a developed view of the MCM shown in FIG. 18; [0050]
  • FIG. 20 is a developed view of the MCM shown in FIG. 18; and [0051]
  • FIG. 21 is a cross-sectional view of an MCM to which the present invention is not applied.[0052]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Preferred embodiments of this invention will hereinafter be described in detail with reference to the accompanying drawings. [0053]
  • Incidentally, ones each having the same function in all drawings for describing the embodiments of the invention are respectively identified by the same reference numerals and their repetitive description will therefore be omitted. [0054]
  • FIG. 1 is a typical plan view of an MCM (electronic device) showing a first embodiment of the present invention. FIG. 2 is a typical bottom view of the MCM shown in FIG. 1. FIG. 3 is a typical cross-sectional view showing the state of mounting or implementation of chip capacitors, a control chip, and buffer chips built in the MCM shown in FIG. 1. Incidentally, hatching indicative of a section is omitted in FIG. 3 to make it easy to see the drawings. [0055]
  • As shown in FIGS. 1 and 2, an MCM (electronic device) [0056] 1 according to the present embodiment has a configuration wherein a plurality of soldering parts or components and crimped IC chips are placed on one main surface 2X of a wiring board 2, and a plurality of ball-shaped solder bumps 22 are disposed on a reverse side or back (the other main surface) 2Y thereof opposite to the main surface 2X of the wiring board 2 as external connecting terminals. One semiconductor chip (hereinafter called a “control chip”) 10 having a control circuit built therein, four semiconductor chips (hereinafter called “memory chips”) 12 each having a memory circuit (e.g., SDRAM: Synchronous Dynamic Random Access Memory) built therein, five semiconductor chips (hereinafter called “buffer chips”) 14 each having a buffer circuit built therein, and one semiconductor chip (hereinafter called an “operation or arithmetic chip”) 16 having an NAND circuit built therein are used as the crimped IC chips. These compression mounted electronic parts or components are mounted or packaged by an ACF packaging system. A plurality of chip capacitors (17, 18) and chip resistors 19 are used as soldering electronic parts or components. These soldering electronic components are mounted by a soldering reflow method.
  • The solder bumps [0057] 22 are respectively formed of a solder material having a Pb-Sn composition, for example. The solder bumps 22 are electrically and mechanically connected to their corresponding electrode pads placed on the back 2Y of the wiring board 2.
  • The planar shapes of the [0058] control chip 10, memory chips 12, buffer chips 14 and an operation chip 16 are respectively formed in a square fashion. In the present embodiment, the buffer chips 14 and the memory chips 12 are respectively shaped in the form of a rectangle, for example, whereas the control chip 10 and the operation chip 16 are respectively shaped in the form of a square, for example.
  • Although not limited to the [0059] control chip 10, memory chips 12, buffer chips 14 and operation chip 16, they are respectively configured so as to principally have a semiconductor substrate, a multilayer interconnection layer formed by laminating an insulating layer and a wiring layer on a circuit forming surface of the semiconductor substrate in plural stages, and a surface protective film (final protection) formed so as to cover the multilayer interconnection layer. The semiconductor substrate is formed of a monocrystal silicon, for example, the insulating layer is formed of a silicon oxide film, for example, and the wiring layer is formed of a metal film such as aluminum (Al) or an aluminum alloy or the like. A surface protective film for each memory chip 12 is formed of a polyimide resin capable of achieving an improvement in alpha ray-resistant strength to a memory, for example. A surface protective film for each of the control chip 10, buffer chips 14 and operation chip 16 is formed of an insulating film such as silicon oxide or silicon nitride.
  • Although not illustrated in detail, the [0060] wiring board 2 is configured so as to have a rigid substrate, a flexible layer formed on the rigid substrate by a buildup process, and an insulating film 5 formed on the flexible layer. The rigid substrate and flexible layer are formed as a multilayer interconnection structure. Each of insulating layers for the rigid substrate is formed of, for example, a high elastic resin plate obtained by impregnating a glass fiber with an epoxy or polyimide resin. Each of insulating layers for the flexible layer is formed of an epoxy low elastic resin. Further, respective wiring layers for the rigid substrate and flexible layer are respectively formed of a metal film which comprises copper (Cu), for example. The insulating film 5 is formed of an epoxy resin, for example. The insulating film 5 serves so as to control the spread of on-mounting solder leakage to the soldering electronic components (17, 18 and 19 in the present embodiment) and ensure adhesion power of an adhesive or bonding rein at package with respect to the compression mounted electronic parts or components (10, 12, 14 and 16 in the present embodiment).
  • A plurality of connecting [0061] portions 3 and electrode pads 4 both comprising portions of wirings formed in the wiring layer corresponding to the top layer of the wiring board 2 are provided in the wiring layer. These connecting portions 3 and electrode pads 4 are respectively exposed from the one main surface 2X of the wiring board 2 through apertures or opening defined in the insulating film 5.
  • In the [0062] control chip 10 and each buffer chip 14, as shown in FIG. 3, a plurality of electrode pads (10 a and 14 a) are formed on their corresponding circuit forming surfaces (10X and 14X) respectively corresponding to one main surfaces of one main surfaces and other main surfaces opposite to one another, of the respective chips. The plurality of electrode pads (10 a and 14 a) of the respective chips are formed in their corresponding wiring layers corresponding to the top layers of the multilayer interconnection layers for the respective chips. They are exposed from their corresponding circuit forming surfaces of the respective chips through bonding openings or apertures defined in the surface protective films of the respective chips. Although not illustrated in the drawing, a plurality of electrode pads are formed on their corresponding circuit forming surfaces of the memory and operation chips 12 and 16 even in the case of both chips in a manner similar to the control chip 10 and the buffer chips 14. The electrode pads 10a of the control chip 10, the electrode pads 14 a of the buffer chip 14 and the electrode pads of the operation chip 16 are disposed in a four-side pad arrangement, and the electrode pads of each memory chip 12 are provided in a center-pad arrangement.
  • Stud bumps [0063] 11 made up of, for example, Au are respectively formed on the electrode pads of the control chip 10 and the buffer chips 14 and the electrode pads of the memory chips 12 and the operation chip 16 as protruded electrodes at the stage preceding a mounting process. The stud bumps 11 are formed by, for example, a ball bonding method of utilizing ultrasonic vibrations in combination with thermo-compression bonding through the use of Au wires, for example. The present ball bonding method is a method of forming balls at leading ends of the Au wires, thereafter thermo-compression bonding the balls to their corresponding electrode pads of each chip while the ultrasonic vibrations are being applied thereto, and subsequently cutting the Au wires from portions of the balls to thereby form bumps. Thus the stud bumps formed on the electrode pads are firmly connected to their corresponding electrode pads.
  • As shown in FIG. 3, the [0064] control chip 10 is mounted in a state in which its circuit forming surface 10X is placed face-to-face with one main surface 2X of the wiring board 2. For instance, an anisotropic conductive resin 20 is interposed between each buffer chip 14 and the wiring board 2 as a bonding or adhesive resin. The control chip 10 is bonded and fixed to the wiring board 2 by means of the anisotropic conductive resin 20.
  • The stud bumps [0065] 11 of the control chip 10 are respectively placed between the electrode pads 10 a of the control chip 10 and the connecting portions 3 placed on the wiring board 2 through the openings defined in the insulating film 5 to thereby electrically connect the two. The stud bumps 11 are pressure-welded to their corresponding connecting portions 5 a of the wiring board 2 by a heat shrinkage force (corresponding to a contractile or shrinkage force produced when the anisotropic conductive resin 20 is restored from a heated state to a room-temperature state) of the anisotropic conductive resin 20 interposed between the wiring board 2 and the control chip 10, and a thermosetting shrinkage force (corresponding to a contractile or shrinkage force produced when a thermosetting resin is cured), a crimping force developed by a thermo-compression bonding tool, etc. Parts of conductive particles mixed into the anisotropic conductive resin 20 in large quantities are respectively interposed between the stud bumps 11 and the connecting portions 5 a of the wiring board 2. Incidentally, the memory chips 12, the buffer chips 14 and the operation 18 chip 16 are also packaged or mounted in a manner similar to the control chip 10.
  • Each of the [0066] chip capacitors 17 is shaped in the form of a rectangle and has electrode portions 17 a at their both ends. The chip capacitors 18 and the chip resistors 19 are also configured in a manner similar to the chip capacitors 17. The chip capacitors 17 and 18 and the chip resistors 19 are electrically and mechanically connected to their corresponding electrode pads 4 of the wiring board 2 by solder 21 through the openings defined in the insulating film 5.
  • Heights (corresponding to heights from one [0067] main surface 2X of the wiring board 2 to the top portions of the post-mounting electronic components) of the post-mounting respective electronic components are as follows.
  • The heights of the [0068] control chip 10 and the memory chip 12 are about 0.4 [mm], the heights of the buffer chip 14 and the operation chip 16 are about 0.28 [mm], the height of each chip capacitor 17 is about 0.85 [mm], the height of each chip capacitor 18 is about 0.8 [mm], and the height of each chip resistor 19 is about 0.45 [mm], respectively.
  • The manufacture of the [0069] MCM 1 will next be explained with reference to FIGS. 4 through 9. FIGS. 4 through 7 are respectively typical cross-sectional views for describing a process for the MCM, and FIGS. 8 and 9 are respectively typical plan views for describing the process for the MCM. Incidentally, hatching indicative of sections are omitted in FIG. 4 through 7 to make it easy to see the drawings.
  • As the present embodiment, a description will be made of an embodiment in which soldering electronic components are mounted after the mounting or packaging of compression mounted electronic components. [0070]
  • The compression mounted electronic components (corresponding to the [0071] control chip 10, memory chips 12, buffer chips 14 and operation or arithmetic chip 16) and the soldering electronic components (corresponding to the chip capacitors 17 and 18 and chip resistors 19) are first prepared, and a wiring board 2 shown in FIG. 4(A) is prepared. Stud pads 11 have been formed on their corresponding electrode pads of the control chip 10, memory chips 12, buffer chips 14 and operation chip 16.
  • Next, as shown in FIG. 4(B), a sheet-shaped anisotropic [0072] conductive resin film 20A is transferred from a cover tape 23 to its corresponding control chip mounting or loading area of one main surface of the wiring board 2 by means of an applying or sticking tool (sticking head) 25. As shown in FIG. 5(A), the anisotropic conductive resin film 20A is placed on its corresponding control chip mounting area of one main surface 2X of the wiring board 2. As the anisotropic conductive resin film 20A, one is used which is obtained by mixing lots of conductive particles into an epoxy thermosetting resin, for example.
  • Next, as shown in FIG. 5(B), the corresponding [0073] control chip 10 is placed on its corresponding control chip mounting area of one main surface 2X of the wiring board 2 with the anisotropic conductive resin film 20A interposed therebetween. The control chip 10 is placed in such a manner that its circuit forming surface 10X is provided face to face with one main surface 2X of the wiring board 2. The control chip 10 is conveyed from a storage tray to the control chip mounting area of one main surface 2X of the wiring board 2 by means of a conveying collet of a chip loader.
  • Next, as shown in FIG. 6(A), the [0074] control chip 10 is thermo-compression bonded by a thermo-compression bonding tool 26A to connect the stud bumps 11 to their corresponding connecting portions 3 of the wiring board 2. Thereafter, its thermo-compression bonded state is held until the anisotropic conductive resin film 20A is cured. An anisotropic conductive resin film 20A is melted once and thereafter cured. Thus, as shown in FIG. 6(B), the control chip 10 is bonded and fixed to the wiring board 2 by the cured anisotropic conductive resin 20. Electrode pads 10a of the control chip 10 are pressure-welded to their corresponding connecting portions 3 of the wiring board 2 and thereby electrically connected to the connecting portions 3 of the wiring board 2 through the stud bumps 11 and parts of the conductive particles mixed into the anisotropic conductive resin 20 in large quantities. In the present process, the thermo-compression bonding of the chip is carried out with a Teflon sheet 24 interposed between the control chip 10 and the thermo-compression bonding tool 26A.
  • Next, each of the [0075] memory chips 12 is implemented on its corresponding memory chip mounting area of one main surface 2X of the wiring board 2 by a method similar to the control chip 10. Thereafter, each of the buffer chips 14 is mounted on its corresponding buffer chip mounting area of one main surface 2X of the wiring board 2 by the method similar to the control chip 10. Subsequently to it, the operation chip 16 is implemented on its corresponding operation chip mounting area of one main surface 2X of the wiring board 2 by the method similar to the control chip 10. Thus, as shown in FIG. 8, compression mounted or packaged components are placed on one main surface 2X of the wiring board 2.
  • When the soldering electronic components high in post-package height as compared with the compression mounted electronic components are mounted prior to the mounting of the compression mounted electronic components, the thermo-[0076] compression bonding tool 26A for thermo-compression bonding the compression mounted electronic components become easy to contact the already-mounted soldering components. It is therefore necessary to widen the interval between each soldering electronic component and its corresponding compression mounted electronic component. However, the mounting of the compression mounted electronic components prior to the soldering electronic components as in the present embodiment makes it possible to substantially eliminate the problem that the thermo-compression bonding tool 26A makes contact with the soldering components. It is therefore possible to narrow the interval between the soldering electronic component and its corresponding compression mounted electronic component.
  • In the present embodiment as well, the curing of the anisotropic [0077] conductive resin film 20A is carried out under the condition of 180° C. and 20 seconds. Heating at this time is carried out by the thermo-compression bonding tool 26A heated to 235° C. after the temperature of the wiring board 2 has been set to 65° C. in advance. When the curing of the anisotropic conductive resin film 20A is carried out under the condition of 200° C. and 10 seconds to achieve a further improvement in productivity as compared with the condition for the thermo-compression bonding process, it is necessary to increase the set temperature of the thermo-compression bonding tool 26A to 265° C. while the temperature of the wring board 2 is being kept at 65° C. as it is.
  • When the processing temperature for the thermo-compression bonding process is higher than a melting point (183° C., for example) of solder adopted as a [0078] soldering paste material 21A, solder for each soldering component might be melted by heat in the thermo-compression bonding process if the soldering electronic components are mounted prior to the compression mounted electronic components. There is a possibility that when a thermo-compression bonding tool 26A having such a size as to cover the area for mounting the soldering electronic components is adopted in particular, solder will melt even where the post-mounting height of each soldering electronic component is higher or lower than that the post-mounting height of each compression mounted electronic component, thereby causing problems such as the omission of each soldering electronic component, etc. However, when the compression mounted electronic components are mounted prior to the soldering electronic components as described in the present embodiment, heat treatment in the thermo-compression bonding process is in no danger of exerting a bad influence on the soldering electronic components. Further, the heat in the process of melting the soldering paste material 21A is at low risk of exerting a bad influence on the anisotropic conductive resin 20 whose curing has been finished. Thus, an advantageous effect is brought about in that owing to the mounting of the compression mounted electronic components prior to the soldering electronic components, a large thermo-compression bonding tool 26A capable of being adopted even for a process for thermo-compression bonding a large chip and a process for collectively thermo-compression bonding a plurality of chips can commonly be adopted even for a process for thermo-compression bonding a small chip.
  • When it is desired to collectively thermo-compression bond a plurality of compression mounted electronic components to achieve an improvement in productivity, it is necessary to use a thermo-compression bonding head larger than the compression mounted electronic components. If soldering electronic components high in height exist within a range for a bonding tool in such a case, it is difficult to collectively thermo-compression bond them. However, the mounting of the compression mounted electronic components prior to the soldering electronic components allows the collective thermo-compression bonding of the plurality of compression mounted electronic components. [0079]
  • When the thermo-[0080] compression bonding tool 26A larger than at least the compression mounted electronic components is adopted as described in the present embodiment, a Teflon sheet 24 can be interposed between each of the compression mounted electronic components and the thermo-compression bonding tool 26A to prevent the thermo-compression bonding tool 26A from being contaminated due to the anisotropic conductive resin 20 that extends out toward the periphery of each compression mounted electronic component.
  • Next, a [0081] soldering paste material 21A is supplied onto each electrode pad 4 in one main surface 2X of the wiring board 2. The supply of the soldering paste material 21A is carried out by a dispenser method for discharging the soldering paste material 21A from a thin nozzle 27 and applying it to each electrode pad as shown in FIG. 7(A) . As the soldering paste material 21A, a soldering paste material is used which is obtained by blending and kneading at least fine solder particles and flux. In the present embodiment, a soldering paste material obtained by mixing and kneading solder particles each having a 37 [wt %]Pb-63[wt %]Sn composition, for example is used. Incidentally, the flux may include a pine resin, an active material and an organic solvent or the like.
  • Next, as shown in FIG. 7(B), [0082] chip capacitors 17 and 18 and chip resistors 19 are placed on their corresponding electrode pads 4 of one main surface 2X of the wiring board 2 with the soldering paste material 21A interposed therebetween. Afterwards, heat treatment is done to melt the soldering paste material 21A, whereby as shown in FIG. 3, the electrode pads 4 on the wiring board 2 and the electrodes 17A of the chip capacitors 17 are electrically and mechanically connected to one another by means of solder 21, and the electrode pads 4 on the wiring board 2 and the electrodes for the chip capacitors 18 and the chip resistors 19 are also electrically and mechanically connected to one another by the solder 21 in a manner similar to the chip capacitors 17. Thus, as shown in FIG. 9, the soldering electronic components are placed on one main surface 2X of the wiring board 2.
  • In the process for melting the [0083] soldering paste material 21A, the periphery of each soldering electronic component is contaminated by the composition of the flux contained in the soldering paste material 21A. However, the mounting of the compression mounted electronic components prior to the soldering electronic components makes it possible to prevent the respective connecting portions 3 of the wiring board 2 connected to the compression mounted electrode components from being contaminated by the flux composition.
  • According to the present embodiment as described above, the following advantageous effects are obtained. [0084]
  • (1) The soldering electronic components high in post-mounting height as compared with the compression mounted electronic components are mounted or packaged prior to the compression mounted electronic components. Thus, since it is possible to substantially eliminate the problem that the thermo-[0085] compression bonding tool 26A makes contact with the soldering electronic components, the intervals between the soldering electronic components and the compression mounted electronic components can be narrowed respectively. As a result, the MCM 1 can be reduced in size.
  • Owing to the implementation or packaging of the compression mounted electronic components prior to the soldering electronic components, the large thermo-[0086] compression bonding tool 26A capable of being adopted even for the process for thermo-compression bonding the large chip and the process for collectively thermo-compression bonding the plurality of chips can commonly be adopted even for the process for thermo-compression bonding each small chip.
  • Since the plurality of compression mounted electronic components can collectively be thermo-compression bonded, an improvement in productivity of the [0087] MCM 1 can be achieved.
  • When the thermo-[0088] compression bonding tool 26A larger than at least the compression mounted electronic component is adopted, the Teflon sheet 24 can be interposed between each of the compression mounted electronic components and the thermo-compression bonding tool 26A to prevent the thermo-compression bonding tool 26A from being contaminated by the anisotropic conductive resin 20 that extends out toward the periphery of each compression mounted electronic component. As a result, an improvement in productivity of the MCM 1 can be achieved.
  • Mounting the compression mounted electronic components prior to the soldering electronic components makes it possible to prevent the respective connecting [0089] portions 3 of the wiring board 2 connected to the compression mounted electrode components from being contaminated by the flux composition. As a result, an improvement in productivity of the MCM 1 can be achieved.
  • (2) The supply of the [0090] soldering paste material 21A is carried out by the dispenser method. Thus, since the soldering paste material 21A can be supplied onto the electrode pads 4 of the wiring board 2 even after the mounting of the compression mounted electronic components, the soldering electronic components can be implemented or packaged even after the implementation of the compression mounted electronic components.
  • The supply of the [0091] soldering paste material 21A subsequent to the mounting of the compression mounted electronic components can be carried out even by a screen printing method using an embossed mask. In such a case, however, it is difficult to place each of the soldering electronic components in the neighborhood (about 5 mm or less) of the compression mounted electronic component. Accordingly, the supply of the soldering paste material by the dispenser method is advantageous to achieve a size reduction in MCM 1. On the other hand, when semiconductor devices such as multi-pin BGA, CSP, QFP and QFN types, etc. are installed as soldering electronic components, the number of points to supply the soldering paste material increases. It is therefore disadvantageous to supply the soldering paste material by the dispenser method. When such multi-pin semiconductor devices are packaged or implemented, the supply of the soldering paste material by the screen printing method using the embossed mask is advantageous.
  • As a second embodiment, a description will be made of an embodiment wherein upon the manufacture of an MCM, compression mounted components are implemented after the mounting of soldering mounted components. [0092]
  • FIGS. 10 through 15 are respectively cross-sectional views for describing the manufacture of the MCM showing the second embodiment of the present invention. FIGS. 16 and 17 are respectively plan views for describing the manufacture of the MCM showing the second embodiment of the present invention. Incidentally, hatching indicative of sections are omitted in FIGS. 10 through 15 to make it easy to see the drawings. [0093]
  • Compression mounted parts or components ([0094] control chip 10, memory chips 12, buffer chips 14 and arithmetic or operation chip 16) and soldering mounted parts or components ( chip capacitors 17 and 18 and chip resistors 19) are first prepared. Further, a wiring board 2 shown in FIG. 10(A) is prepared. Stud bumps 11 are formed on their corresponding electrode pads of the control chip, 10, memory chips 12, buffer chips 14 and operation chip 16.
  • Next, a [0095] screen mask 28 is placed on one main surface 2X of the wiring board 2. The screen mask 28 has apertures or openings 28A at positions opposite to the respective pads 4 on the wiring board 2.
  • Next, a semisolid soldering paste material (cream solder) [0096] 21A is applied onto one surface of the screen mask 28. As the soldering paste material 21A, a soldering paste material is used which is obtained by mixing and kneading at least fine solder particles and flux. In the present embodiment, a soldering paste material obtained by mixing and kneading solder particles each having a 37[wt %]lead (Pb)-63[wt %]tin (Sn) composition, for example is used. Incidentally, the flux may include a pine resin, an active material and an organic solvent or the like.
  • Next, s shown in FIG. 10(B), a [0097] squeegee 29 is slid along one surface of the screen mask 28 to charge the soldering paste material 21A into the openings 28A of the screen mask 28 and remove the extra soldering paste material 21A. The sliding of the squeegee 29 is carried out a few times. Thereafter, the screen mask 28 is removed so that the soldering paste material 21A is supplied onto the respective electrode pads 4 on the wiring board 2 by a screen printing method as shown in FIG. 11(A). The collective supply of the soldering paste material 21A onto the respective electrode pads 4 on the wiring board 2 by the screen printing method in this way is advantageous to the mounting of semiconductor devices such as multi-pin BGA, CSP, QFP and QFN types, etc. as compared with the case in which the soldering paste material 21A is supplied to each individual electrode pads 4 by, for example, a dispense method or the like.
  • Next, as shown in FIG. 11(B), [0098] chip capacitors 17 and 18 and chip resistors 19 are placed on their corresponding electrode pads 4 of one main surface 2X of the wiring board 2 with the soldering paste material 21A interposed therebetween. Afterwards, heat treatment is done to melt the soldering paste material 21A, whereby as shown in FIG. 12(A), the electrode pads 4 on the wiring board 2 and electrodes 17A of the chip capacitors 17 are electrically and mechanically connected to one another by means of solder 21, and the electrode pads 4 on the wiring board 2 and electrodes for the chip capacitors 18 and the chip resistors 19 are also electrically and mechanically connected to one another by the solder 21 in a manner similar to the chip capacitors 17. Thus, as shown in FIG. 16, the soldering electronic components are placed on one main surface of the wiring board 2.
  • Next, as shown in FIG. 12(B), respective connecting [0099] portions 3 of the wiring board 2 are cleaned by plasmas P prior to the mounting of the compression mounted components (plasma cleaning). Thus the plasma cleaning makes it possible to perfectly remove contamination developed due to the composition of flux in the soldering paste material 21A and prevent failures in connections between the stud pads 11 and the respective connecting portions 3 of the wiring board 2.
  • Next, as shown in FIG. 13(A), a sheet-shaped anisotropic [0100] conductive resin film 20A is transferred from a cover tape 23 to its corresponding control chip mounting or loading area of one main surface of the wiring board 2 by means of an applying or sticking tool 25. As shown in FIG. 13(B), the anisotropic conductive resin film 20A is placed on its corresponding control chip mounting area of one main surface 2X of the wiring board 2. As the anisotropic conductive resin film 20A, one is used which is obtained by mixing lots of conductive particles into an epoxy thermosetting resin, for example.
  • Next, as shown in FIG. 14(A), the [0101] control chip 10 is placed on its corresponding control chip mounting area of one main surface 2X of the wiring board 2 with the anisotropic conductive resin film 20A interposed therebetween. The control chip 10 is placed in such a manner that its circuit forming surface 10X is provided face to face with one main surface 2X of the wiring board 2. The control chip 10 is conveyed from a storage tray to the control chip mounting area of one main surface 2X of the wiring board 2 by means of a conveying collet of a chip loader.
  • Next, as shown in FIG. 14(B), the [0102] control chip 10 is thermo-compression bonded by a thermo-compression bonding tool 26B to connect the stud bumps 11 to their corresponding connecting portions 3 of the wiring board 2. Thereafter, its thermo-compression bonded state is held until the anisotropic conductive resin film 20A is cured. The anisotropic conductive resin film 20A is melted once and thereafter cured. Thus, as shown in FIG. 15, the control chip 10 is bonded and fixed to the wiring board 2 by the cured anisotropic conductive resin 20. Electrode pads 10 a of the control chip 10 are pressure-welded to their corresponding connecting portions 3 of the wiring board 2 and thereby electrically connected to the connecting portions 3 of the wiring board 2 through the stud bumps 11 and parts of the conductive particles mixed into the anisotropic conductive resin 20 in large quantities.
  • Next, each of the [0103] memory chips 12 is implemented on its corresponding memory chip mounting area of one main surface of the wiring board 2 by a method similar to the control chip 10. Thereafter, each of the buffer chips 14 is mounted on its corresponding buffer chip mounting area of one main surface 2X of the wiring board 2 by the method similar to the control chip 10. Subsequently to it, the operation chip 16 is implemented on its corresponding operation chip mounting area of one main surface 2X of the wiring board 2 by the method similar to the control chip 10. Thus, as shown in FIGS. 15 and 17, compression mounted or packaged components are placed on one main surface 2X of the wiring board 2.
  • When the soldering electronic component is mounted prior to the compression mounted electronic component, it is necessary to adopt one small to such an extent that a thermo-[0104] compression bonding tool 26B no interferes with the soldering electronic component, as the thermo-compression bonding tool 26B. Owing to the use of one wherein a head surface of the thermo-compression bonding tool 26B is smaller than the compression mounted electronic component to be thermo-compression bonded in particular, the thermo-compression bonding tool 26B can be prevented from being contaminated by the anisotropic conductive resin 20 that has extended out toward the periphery of the compression mounted electronic component.
  • Further, since the upper portions of all the stud bumps are covered with the head surface of the thermo-[0105] compression bonding tool 26B where the head surface of the thermo-compression bonding tool 26B is smaller than the compression mounted electronic component, the periphery of the head surface of the thermo-compression bonding tool 26B is set so as to be located between the stud bumps and the periphery of the compression mounted electronic component in an on-plane layout. Consequently, all of heat and pressure applied by the thermo-compression bonding tool 26B can more uniformly be applied to all the stud bumps.
  • According to the present embodiment as described above, the following advantageous effect are obtained. [0106]
  • (1) Since the [0107] soldering paste material 21A can be supplied according to the normal screen printing method owing to the mounting of the soldering electronic components prior to the compression mounted electronic components, the MCM can be downsized as compared with the case where the soldering paste material 21A is supplied by the screen printing method using the embossed mask. Further, the productivity of the MCM can be improved as compared with the case in which the soldering paste material 21A is supplied by the dispenser method.
  • (2) Owing to the use of the head surface of the thermo-[0108] compression bonding tool 26B, which is smaller than each compression mounted electronic component to be thermo-compression bonded in the embodiment wherein the soldering electronic components are mounted prior to the compression mounted electronic component, the thermo-compression bonding tool 26B can be prevented from being contaminated by the anisotropic conductive resin 20 that has extended out toward the periphery of the compression mounted electronic component. As a result, the productivity of the MCM can be improved.
  • (3) In the embodiment in which the soldering electronic components are implemented prior to the compression mounted electronic components, the periphery of the head surface of the thermo-[0109] compression bonding tool 26B is set so as to be located between the stud bumps and each of the compression mounted electronic components. Consequently, all of heat and pressure applied by the thermo-compression bonding tool 26B can more uniformly be applied to all the stud bumps.
  • (4) Since the connecting [0110] portion 3 of the wiring board 2, which has been contaminated by the flux or the like of the soldering paste material 21A can be cleaned by execution of plasma screening before the mounting of each compression mounted electronic component, it is possible to control or restrain failures in electrical connections between the compression mounted electronic component and the connecting portions 3 of the wiring board 2. As a result, the enhancement of yields of the MCM can be achieved.
  • (5) One smaller than each compression mounted electronic component to be thermo-compression bonded is used as the thermo-compression bonding tool to thereby make it possible to avoid the contact between the already-mounted soldering electronic component and the thermo-compression bonding head. [0111]
  • Incidentally, the first and second embodiments respectively have described the example in which the stud bumps are used as the protruded electrodes formed on the electrode pads of the semiconductor chip. However, the present invention is not limited to the above. For instance, solder bumps each having a Pb-Sn composition may be used. However, solder bumps are used, each of which comprises a material whose melting point is higher than a solder melting temperature at the mounting of each soldering electronic component and a thermo-compression bonding temperature at the mounting of each compression mounted electronic component. [0112]
  • While the first and second embodiments respectively have described the example in which the protruded electrodes interposed between the electrode pads of the compression mounted electronic components and their corresponding connecting portions of the wiring board are formed on their corresponding electrode pads of the compression mounted electronic component in advance, the protruded electrodes may be formed on their connecting portions of the wiring board in advance. [0113]
  • Further, while the first and second embodiments respectively have described the example in which the sheet-like conductive resin is used as the bonding resin for bonding and fixing each compression mounted electronic component to the wiring board. However, the present invention is not limited to the above. For example, a paste-like anisotropic conductive resin (ACP) and a sheet-like non-conductive resin (NCF) may be used. [0114]
  • As a third embodiment, a description will be made of an MCM to which a radiator is attached. [0115]
  • FIG. 18 is a cross-sectional view of the MCM showing the third embodiment of the present invention, and FIGS. 19 and 20 are respectively developed views of the MCM shown in FIG. 18. Incidentally, hatching indicative of a section in FIG. 18 is omitted to make it easy to see the drawing. [0116]
  • As shown in FIGS. 18 through 20, the MCM according to the present embodiment is configured so as to have a thermal [0117] conductive sheet 30 and a radiator 31. The thermal conductive sheet 30 is formed of elastomeric silicon rubber, for example, and the radiator 31 is formed of a plane plate made up of aluminum, for example.
  • The thermal [0118] conductive sheet 30 has a shape patterned so as to make contact with the back of each compression mounted electronic component and not to make contact with chip capacitors 17 and 18. The thermal conductive sheet 30 having such a shape is mounted to the back of each compression mounted electronic component, and the radiator 31 is mounted to the thermal conductive sheet 30, whereby the difference in vertical interval between the compression mounted electronic component and each of the chip capacitors 17 and 18 can be complemented with the thickness of the thermal conductive sheet 30. Therefore, the chip capacitors 17 and 18 high in height do not interfere with the contact between the compression mounted electronic component and the thermal conductive sheet 30 as shown in FIG. 21. As a result, heat generated upon the operation of the compression mounted electronic component can efficiently be transferred to the thermal conductive sheet 30, and hence the dissipation of the MCM can be improved.
  • The [0119] radiator 31 is formed so as to cover a plurality of compression mounted electronic components and a plurality of soldering electronic components, and in a plane size larger than that of the thermal conductive sheet 30, whereby the radiator 31 increases in area, thus making it possible to achieve a further improvement in dissipation of the MCM.
  • Further, the thermal [0120] conductive sheet 30 has such a shape as to make contact with each of chip resistors 19A. This is because the heights of the control chip 10 and each memory chip 12 placed on both sides of the chip resistor 19A are 0.4 [mm], whereas the height of the chip resistor 19A is 0.45 [mm], and the difference in vertical height therebetween is equivalent to such an extent as that it is capable of being accommodated according to the deformation of the thermal conductive sheet 30. Owing to the selective placement of ones relatively low in post-mounting height even in soldering components within an applying or sticking area of the thermal conductive sheet 30 in this way, the area between the adjacent compression mounted electronic components can also be effectively utilized, and the MCM can be downsized.
  • While the invention made above by the present inventors has been described specifically by the illustrated embodiments, the present invention is not limited to the embodiments. It is needless to say that various changes can be made thereto within the scope not departing from the substance thereof. [0121]
  • Advantageous effects obtained by typical ones of the inventions disclosed in the present application will be described in brief as follows: [0122]
  • According to the present invention, the productivity of an electronic device can be improved. [0123]
  • According to the present invention, an electronic device can be brought into less size. [0124]
  • According to the present invention, the dissipation of an electronic device can be enhanced. [0125]

Claims (21)

1. A method of manufacturing an electronic device including:
a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and said first electronic component; and
a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material and higher than said first electronic component in post-mounting height,
said method comprising the step of:
mounting said first electronic component before the mounting of said second electronic component.
2. The method according to claim 1, wherein the adhesive resin is a thermosetting resin.
3. The method according to claim 1, wherein the temperature of the thermo-compression bonding tool at the time that the first electronic component is thermo-compression bonded, is higher than a melting point of the soldering paste material.
4. The method according to claim 1,
wherein said first electronic component is an active part with circuits built therein, and
wherein said second electronic component is a passive part.
5. A method of manufacturing an electronic device, comprising the following steps:
a first step of placing a first electronic component on a first area of one main surface of a wiring board with an adhesive resin interposed therebetween, thereafter thermo-compression bonding the first electronic component by a thermo-compression bonding tool, bonding and fixing the first electronic component to the first area of the one main surface of the wiring board, and electrically connecting first connecting portions provided in the first area of the one main surface of the wiring board and electrode pads provided in the first electronic component by protruded electrodes interposed therebetween, respectively; and
a second step of supplying a soldering paste material to second connecting portions provided in a second area different from the first area of the one main surface of the wiring board, thereafter placing electrodes of a second electronic component on the second connecting portions with the soldering paste material interposed therebetween, respectively, and subsequently melting the soldering paste material to thereby electrically connect the second connecting portions of the wiring board and the electrodes of the second electronic component respectively,
wherein said first step is executed before the execution of said second step.
6. The method according to claim 5, wherein said second electronic component has a height extending from the one main surface of the wiring board to the top portion, which is higher than that of the first electronic component.
7. The method according to claim 5, wherein said adhesive resin is a thermosetting resin.
8. The method according to claim 5, wherein the temperature of the thermo-compression bonding tool at the time that the first electronic component is thermo-compression bonded, is higher than a melting point of the soldering paste material.
9. The method according to claim 5, wherein the supply of the soldering paste material is carried out by a dispense method.
10. A method of manufacturing an electronic device including a first electronic component mounted on one main surface of a wiring board by being thermo-compression bonded by means of a thermo-compression bonding tool with an adhesive resin interposed between a first area of the one main surface of the wiring board and said first electronic component, and a second electronic component mounted on a second area different from the first area of the one main surface of the wiring board by melting a soldering paste material, said method comprising the steps of:
mounting said second electronic component before the mounting of said first electronic component.
11. The method according to claim 10, wherein the supply of the soldering paste material is carried out by a screen printing method.
12. The method according to claim 10, wherein said second electronic component is higher than said first electronic component in post-mounting height.
13. The method according to claim 10,
wherein said first electronic component is an active part with circuits built therein, and
wherein said second electronic component is a passive part.
14. A method of manufacturing an electronic device, comprising the steps:
a first step of placing a first electronic component on a first area of one main surface of a wiring board with an adhesive resin interposed therebetween, thereafter thermo-compression bonding the first electronic component by a thermo-compression bonding tool, bonding and fixing the first electronic component to the first area of the one main surface of the wiring board, and electrically connecting first connecting portions provided in the first area of the one main surface of the wiring board and electrode pads provided in the first electronic component by protruded electrodes interposed therebetween, respectively; and
a second step of supplying a soldering paste material to second connecting portions provided in a second area different from the first area of the one main surface of the wiring board, thereafter placing electrodes of a second electronic component on the second connecting portions with the soldering paste material interposed therebetween, respectively, and subsequently melting the soldering paste material to thereby electrically connect the second connecting portions of the wiring board and the electrodes of the second electronic component respectively,
wherein said second step is executed before the execution of said first step.
15. An electronic device comprising:
a first electronic component bonded and fixed to a first area of one main surface of a wiring board with an adhesive resin interposed therebetween, and having electrode pads respectively electrically connected to first connecting portions provided in the first area of the one main surface of the wiring board with protruded electrodes being interposed therebetween; and
a second electronic component fixed to a second area different from the first area of the one main surface of the wiring board, and having electrodes respectively electrically connected to second connecting portions provided in the second area of the one main surface of the wiring board with soldering materials being interposed therebetween.
16. An electronic device comprising:
a wiring board;
a plurality of first electronic components implemented in a first area of one main surface of the wiring board;
a plurality of second electronic components implemented in a second area different from the first area of the one main surface of the wiring board, and each having a height extending from the one main surface of the wiring board to the top portion, which is higher than that of said each first electronic component; and
a thermal conductive sheet mounted to said plurality of first electronic components and dismounted to said plurality of second electronic components.
17. The electronic device according to claim 16, further including a radiator mounted to said thermal conductive sheet and formed in a flat size for covering said plurality of first electronic components and said plurality of second electronic components.
18. The electronic device according to claim 16, wherein said plurality of second electronic components are smaller than said plurality of first electronic components in the amount of heat generated during operation.
19. The electronic device according to claim 16,
wherein said plurality of first electronic components are semiconductor chips with circuits built therein, and
wherein said plurality of second electronic components are active parts.
20. The method according to claim 10, wherein a surface for thermo-compression bonding said first electronic component by said thermo-compression bonding tool is smaller than said first electronic component in width.
21. The method according to claim 14, wherein a surface for thermo-compression bonding said first electronic component by said thermo-compression bonding tool is smaller than said first electronic component in width.
US10/152,839 2000-08-31 2002-05-23 Electronic device and a method of manufacturing the same Abandoned US20020135986A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/152,839 US20020135986A1 (en) 2000-08-31 2002-05-23 Electronic device and a method of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000263864A JP2002076589A (en) 2000-08-31 2000-08-31 Electronic device and its manufacturing method
JP2000-263864 2000-08-31
US09/935,170 US6553660B2 (en) 2000-08-31 2001-08-23 Electronic device and a method of manufacturing the same
US10/152,839 US20020135986A1 (en) 2000-08-31 2002-05-23 Electronic device and a method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/935,170 Division US6553660B2 (en) 2000-08-31 2001-08-23 Electronic device and a method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20020135986A1 true US20020135986A1 (en) 2002-09-26

Family

ID=18751356

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/935,170 Expired - Fee Related US6553660B2 (en) 2000-08-31 2001-08-23 Electronic device and a method of manufacturing the same
US10/152,839 Abandoned US20020135986A1 (en) 2000-08-31 2002-05-23 Electronic device and a method of manufacturing the same
US10/357,221 Expired - Fee Related US6722028B2 (en) 2000-08-31 2003-02-04 Method of making electronic device
US10/790,057 Expired - Fee Related US7015070B2 (en) 2000-08-31 2004-03-02 Electronic device and a method of manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/935,170 Expired - Fee Related US6553660B2 (en) 2000-08-31 2001-08-23 Electronic device and a method of manufacturing the same

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/357,221 Expired - Fee Related US6722028B2 (en) 2000-08-31 2003-02-04 Method of making electronic device
US10/790,057 Expired - Fee Related US7015070B2 (en) 2000-08-31 2004-03-02 Electronic device and a method of manufacturing the same

Country Status (6)

Country Link
US (4) US6553660B2 (en)
JP (1) JP2002076589A (en)
KR (1) KR20020018133A (en)
CN (1) CN1291467C (en)
SG (1) SG101995A1 (en)
TW (1) TW523839B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040235221A1 (en) * 2001-06-22 2004-11-25 Kazuyuki Taguchi Electronic device and method for manufacturing the same

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6305076B1 (en) * 2000-01-21 2001-10-23 Cypress Semiconductor Corp. Apparatus for transferring a plurality of integrated circuit devices into and/or out of a plurality of sockets
JP3767474B2 (en) * 2001-01-15 2006-04-19 セイコーエプソン株式会社 Display device and manufacturing method thereof
US7714432B2 (en) * 2002-07-26 2010-05-11 Intel Corporation Ceramic/organic hybrid substrate
JP4206320B2 (en) * 2003-09-19 2009-01-07 株式会社ルネサステクノロジ Manufacturing method of semiconductor integrated circuit device
US7145234B2 (en) * 2004-01-15 2006-12-05 Via Technologies, Inc. Circuit carrier and package structure thereof
US7167375B2 (en) * 2004-01-16 2007-01-23 Motorola, Inc. Populated printed wiring board and method of manufacture
US20050205292A1 (en) * 2004-03-18 2005-09-22 Etenna Corporation. Circuit and method for broadband switching noise suppression in multilayer printed circuit boards using localized lattice structures
GB2412790B (en) * 2004-04-02 2007-12-05 Univ City Hong Kong Process for assembly of electronic devices
JPWO2006001087A1 (en) * 2004-06-29 2008-04-17 株式会社ルネサステクノロジ Semiconductor device
US20060107523A1 (en) * 2004-11-24 2006-05-25 Trw Inc. Method of making a printed circuit board
US7916263B2 (en) * 2004-12-02 2011-03-29 Semiconductor Energy Laboratory Co., Ltd. Display device
JP2006303173A (en) * 2005-04-20 2006-11-02 Mitsubishi Electric Corp Circuit board device and manufacturing method therefor
US20070065964A1 (en) * 2005-09-22 2007-03-22 Yinon Degani Integrated passive devices
CN1945822B (en) * 2005-10-07 2012-05-23 日立麦克赛尔株式会社 Semiconductor device, semiconductor module and semiconductor module producing method
US7637415B2 (en) 2005-10-31 2009-12-29 General Electric Company Methods and apparatus for assembling a printed circuit board
US7871865B2 (en) * 2007-01-24 2011-01-18 Analog Devices, Inc. Stress free package and laminate-based isolator package
JP4454673B2 (en) * 2008-08-01 2010-04-21 株式会社新川 Metal nano ink, method for producing the same, die bonding method and die bonding apparatus using the metal nano ink
JP5509738B2 (en) 2008-09-30 2014-06-04 デクセリアルズ株式会社 Acrylic insulating adhesive
KR101044008B1 (en) * 2008-10-08 2011-06-24 주식회사 하이닉스반도체 Flexible semiconductor package and method of manufacturing the same
CN102450112A (en) * 2009-06-01 2012-05-09 住友电气工业株式会社 Connection method, connection structure, and electronic device
JP2012028513A (en) * 2010-07-22 2012-02-09 Elpida Memory Inc Semiconductor device and manufacturing method of the same
JP5794577B2 (en) * 2011-10-21 2015-10-14 株式会社アマダミヤチ Heater chip, joining device, joining method, and conductor thin wire and terminal connection structure
KR101940237B1 (en) * 2012-06-14 2019-01-18 한국전자통신연구원 Method for Manufacturing Solder on Pad on Fine Pitch PCB Substrate and Flip Chip Bonding Method of Semiconductor Using The Same
TW201436665A (en) * 2013-03-07 2014-09-16 Delta Electronics Inc Automatic processes and structures for disposing cushions of circuit board
JP2015015442A (en) 2013-07-08 2015-01-22 三菱電機株式会社 Semiconductor device
TWI582905B (en) * 2016-01-07 2017-05-11 晨星半導體股份有限公司 Chip package structure and manufacturing method thereof
KR101908915B1 (en) * 2016-06-10 2018-10-18 크루셜머신즈 주식회사 Reel to reel laser reflow method
CN112968109A (en) * 2020-11-27 2021-06-15 重庆康佳光电技术研究院有限公司 Driving back plate and manufacturing method thereof
JP2022125682A (en) * 2021-02-17 2022-08-29 レノボ・シンガポール・プライベート・リミテッド Electronic substrate and electronic equipment

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5724729A (en) * 1994-12-05 1998-03-10 International Business Machines Corporation Method and apparatus for cooling of chips using a plurality of customized thermally conductive materials
US5754401A (en) * 1996-02-16 1998-05-19 Sun Microsystems, Inc. Pressure compliantly protected heatsink for an electronic device
US5812374A (en) * 1996-10-28 1998-09-22 Shuff; Gregg Douglas Electrical circuit cooling device
US5978221A (en) * 1996-04-30 1999-11-02 Denki Kagaku Kogyo Kabushiki Kaisha Radiating spacer, its use and silicone composition
US5990564A (en) * 1997-05-30 1999-11-23 Lucent Technologies Inc. Flip chip packaging of memory chips
US6144101A (en) * 1996-12-03 2000-11-07 Micron Technology, Inc. Flip chip down-bond: method and apparatus
US6208525B1 (en) * 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface
US6285559B1 (en) * 1998-05-26 2001-09-04 Nec Corporation Multichip module
US6351194B2 (en) * 1997-06-30 2002-02-26 Oki Electric Industry Co., Ltd. Electronic component utilizing face-down mounting
US6377460B1 (en) * 1999-05-27 2002-04-23 Infineon Technologies Ag Electronic circuit having a flexible intermediate layer between electronic components and a heat sink
US6381137B1 (en) * 2000-01-27 2002-04-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor module
US6462284B1 (en) * 1998-07-01 2002-10-08 Seiko Epson Corporation Semiconductor device and method of manufacture thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4515304A (en) * 1982-09-27 1985-05-07 Northern Telecom Limited Mounting of electronic components on printed circuit boards
FR2556550B1 (en) * 1983-12-09 1987-01-30 Lignes Telegraph Telephon METHOD OF BRAZING ELECTRONIC COMPONENTS ON A PRINTED CIRCUIT AND HYBRID CIRCUIT OBTAINED BY THIS METHOD
US4761881A (en) * 1986-09-15 1988-08-09 International Business Machines Corporation Single step solder process
US4872261A (en) * 1987-12-11 1989-10-10 Digital Equipment Corporation Method of and apparatus for surface mounting electronic components onto a printed wiring board
DE3806738C1 (en) * 1988-03-02 1989-09-07 Espe Stiftung & Co Produktions- Und Vertriebs Kg, 8031 Seefeld, De
JP2502663B2 (en) * 1988-03-17 1996-05-29 松下電器産業株式会社 Manufacturing method of printed wiring board
US4982376A (en) * 1989-04-20 1991-01-01 U.S. Philips Corporation Method of mounting electrical and/or electronic components on a single-sided printed board
US4998342A (en) * 1989-08-31 1991-03-12 International Business Machines Corporation Method of attaching electronic components
US4941255A (en) * 1989-11-15 1990-07-17 Eastman Kodak Company Method for precision multichip assembly
JP2824148B2 (en) * 1990-11-28 1998-11-11 富士通株式会社 Work table for manufacturing double-sided wire bonding board assembly
US5155904A (en) * 1991-04-03 1992-10-20 Compaq Computer Corporation Reflow and wave soldering techniques for bottom side components
US5678304A (en) * 1996-07-24 1997-10-21 Eastman Kodak Company Method for manufacturing double-sided circuit assemblies
US5729896A (en) * 1996-10-31 1998-03-24 International Business Machines Corporation Method for attaching a flip chip on flexible circuit carrier using chip with metallic cap on solder
DE19651528B4 (en) * 1996-12-11 2005-10-06 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Chip arrangement and method for producing the same
JP3687280B2 (en) * 1997-07-02 2005-08-24 松下電器産業株式会社 Chip mounting method
US6673690B2 (en) * 2000-04-27 2004-01-06 Siliconware Precision Industries Co., Ltd. Method of mounting a passive component over an integrated circuit package substrate

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5724729A (en) * 1994-12-05 1998-03-10 International Business Machines Corporation Method and apparatus for cooling of chips using a plurality of customized thermally conductive materials
US5754401A (en) * 1996-02-16 1998-05-19 Sun Microsystems, Inc. Pressure compliantly protected heatsink for an electronic device
US5978221A (en) * 1996-04-30 1999-11-02 Denki Kagaku Kogyo Kabushiki Kaisha Radiating spacer, its use and silicone composition
US5812374A (en) * 1996-10-28 1998-09-22 Shuff; Gregg Douglas Electrical circuit cooling device
US6144101A (en) * 1996-12-03 2000-11-07 Micron Technology, Inc. Flip chip down-bond: method and apparatus
US6208525B1 (en) * 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US5990564A (en) * 1997-05-30 1999-11-23 Lucent Technologies Inc. Flip chip packaging of memory chips
US6351194B2 (en) * 1997-06-30 2002-02-26 Oki Electric Industry Co., Ltd. Electronic component utilizing face-down mounting
US6285559B1 (en) * 1998-05-26 2001-09-04 Nec Corporation Multichip module
US6462284B1 (en) * 1998-07-01 2002-10-08 Seiko Epson Corporation Semiconductor device and method of manufacture thereof
US6377460B1 (en) * 1999-05-27 2002-04-23 Infineon Technologies Ag Electronic circuit having a flexible intermediate layer between electronic components and a heat sink
US6381137B1 (en) * 2000-01-27 2002-04-30 Mitsubishi Denki Kabushiki Kaisha Semiconductor module
US6212074B1 (en) * 2000-01-31 2001-04-03 Sun Microsystems, Inc. Apparatus for dissipating heat from a circuit board having a multilevel surface

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040235221A1 (en) * 2001-06-22 2004-11-25 Kazuyuki Taguchi Electronic device and method for manufacturing the same
US7026188B2 (en) * 2001-06-22 2006-04-11 Renesas Technology Corp. Electronic device and method for manufacturing the same

Also Published As

Publication number Publication date
US20030135996A1 (en) 2003-07-24
US6722028B2 (en) 2004-04-20
US20020023342A1 (en) 2002-02-28
CN1340851A (en) 2002-03-20
US20040166608A1 (en) 2004-08-26
US6553660B2 (en) 2003-04-29
TW523839B (en) 2003-03-11
JP2002076589A (en) 2002-03-15
SG101995A1 (en) 2004-02-27
CN1291467C (en) 2006-12-20
KR20020018133A (en) 2002-03-07
US7015070B2 (en) 2006-03-21

Similar Documents

Publication Publication Date Title
US6722028B2 (en) Method of making electronic device
US7615871B2 (en) Method and apparatus for attaching microelectronic substrates and support members
US6791195B2 (en) Semiconductor device and manufacturing method of the same
US6046910A (en) Microelectronic assembly having slidable contacts and method for manufacturing the assembly
JP5420505B2 (en) Manufacturing method of semiconductor device
KR100522223B1 (en) Semiconductor device and method for manufacturing thereof
JP2949490B2 (en) Semiconductor package manufacturing method
US6707149B2 (en) Low cost and compliant microelectronic packages for high i/o and fine pitch
JP3450236B2 (en) Semiconductor device and manufacturing method thereof
KR100424382B1 (en) Semiconductor device having heat spreader attached thereto and method of manufacturing the same
JPH08255965A (en) Microchip module assembly
US6849955B2 (en) High density integrated circuit packages and method for the same
WO2008005586A2 (en) Flipped, stacked-chip ic packaging for high bandwidth data transfer buses
US7427558B2 (en) Method of forming solder ball, and fabricating method and structure of semiconductor package using the same
US6887778B2 (en) Semiconductor device and manufacturing method
US6589812B2 (en) Pre-applied adhesion promoter
US6953709B2 (en) Semiconductor device and its manufacturing method
JP2000277649A (en) Semiconductor and manufacture of the same
JP3339881B2 (en) Semiconductor integrated circuit device and method of manufacturing the same
JP3847602B2 (en) Stacked semiconductor device, method for manufacturing the same, motherboard mounted with semiconductor device, and method for manufacturing motherboard mounted with semiconductor device
JP3457547B2 (en) Semiconductor device, method of manufacturing the same, and film carrier
JPH11204573A (en) Manufacture of semiconductor device and the semiconductor device
JPH1187561A (en) Semiconductor device, semiconductor chip mounting member, semiconductor chip and production thereof
JPH09275162A (en) Semiconductor device
JPH04151891A (en) Connection device of electronic components

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HITACHI, LTD.;REEL/FRAME:014592/0260

Effective date: 20030912

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION