US20010036731A1 - Process for making planarized silicon fin device - Google Patents
Process for making planarized silicon fin device Download PDFInfo
- Publication number
- US20010036731A1 US20010036731A1 US09/801,473 US80147301A US2001036731A1 US 20010036731 A1 US20010036731 A1 US 20010036731A1 US 80147301 A US80147301 A US 80147301A US 2001036731 A1 US2001036731 A1 US 2001036731A1
- Authority
- US
- United States
- Prior art keywords
- fin
- layer
- fin device
- fabricating
- oxide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 83
- 230000008569 process Effects 0.000 title claims abstract description 76
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title description 6
- 229910052710 silicon Inorganic materials 0.000 title description 6
- 239000010703 silicon Substances 0.000 title description 6
- 230000005669 field effect Effects 0.000 claims abstract description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 51
- 229920005591 polysilicon Polymers 0.000 claims description 51
- 150000004767 nitrides Chemical class 0.000 claims description 30
- 239000000758 substrate Substances 0.000 claims description 23
- 238000000151 deposition Methods 0.000 claims description 19
- 229910021332 silicide Inorganic materials 0.000 claims description 19
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 18
- 239000007943 implant Substances 0.000 claims description 17
- 125000001475 halogen functional group Chemical group 0.000 claims description 15
- 238000005530 etching Methods 0.000 claims description 14
- 238000005498 polishing Methods 0.000 claims description 13
- 238000000926 separation method Methods 0.000 claims description 8
- 239000012212 insulator Substances 0.000 claims description 7
- 238000001459 lithography Methods 0.000 claims description 6
- 230000009977 dual effect Effects 0.000 claims description 5
- 238000001020 plasma etching Methods 0.000 claims description 5
- 230000008021 deposition Effects 0.000 claims description 4
- 239000000126 substance Substances 0.000 claims description 4
- 238000007517 polishing process Methods 0.000 claims description 3
- 229910052581 Si3N4 Inorganic materials 0.000 claims 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims 3
- 239000000203 mixture Substances 0.000 claims 2
- 238000004519 manufacturing process Methods 0.000 abstract description 20
- 230000000694 effects Effects 0.000 abstract description 11
- 239000004065 semiconductor Substances 0.000 abstract description 6
- 229910044991 metal oxide Inorganic materials 0.000 abstract description 2
- 150000004706 metal oxides Chemical class 0.000 abstract description 2
- 239000000463 material Substances 0.000 description 4
- 238000004458 analytical method Methods 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 229910021341 titanium silicide Inorganic materials 0.000 description 3
- 239000012535 impurity Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 206010010144 Completed suicide Diseases 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008570 general process Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 230000005610 quantum mechanics Effects 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78636—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with supplementary region or layer for improving the flatness of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
Definitions
- the present invention generally relates to field effect transistors (FETs). More particularly, this invention relates to very small dimensioned metal-oxide semiconductor (MOS) FETs in the size range of micrometers (one micrometer or micron, ⁇ M, is 10 ⁇ 6 meters) to nanometers (one nanometer, nm, is 10 ⁇ 9 meters). Fabricated to allow for a higher density of devices on a semiconductor wafer, small MOSFETs may experience certain deleterious performance due to their size. One such problem is short channel effects caused by the limited separation of the source and drain.
- the inventive fin device and process of making the device alleviate short channel effects associated with MOSFETs having dimensions of micrometers or less.
- Short channel effects are often observed when the width of the FET channel is less than 0.5 to 1.0 ⁇ m.
- the impact of short channel effects on device performance is seen in the reduction in the device threshold voltage and the increase of sub-threshold current.
- the source and drain depletion regions may expand towards each other.
- the depletion regions may essentially occupy the entire channel area between the source and drain.
- the channel is in part depleted and the gate charge necessary to alter the source and drain current flow is reduced.
- One method for reducing or eliminating short channel effects is to reduce the thickness of the gate oxides adjacent to the source and drain. Not only will thin gate oxides reduce short channel effects, but they also allow for higher drive currents. One result is faster devices. As can be expected, however, there are significant problems associated with fabricating thin oxides, including manufacturing reproducibility and the uniformity and control of the oxide growth rate during the fabrication process.
- Another device disclosed in U.S. Pat. No. 5,675,164 issued to Brunner et al. and assigned to the same applicant as this application, describes a high-performance multi-mesa FET.
- the FET includes mesa structures in a conduction region, favoring corner conduction, together with lightly doped mesa structures and mid-gap gate material also favoring operation in a fully depleted mode.
- SOI silicon on insulator
- MIS metal-insulator-semiconductor
- U.S. Pat. No. 4,996,574 issued to Shirasaki for a MIS transistor structure for increasing conductance between source and drain regions has as a primary object to substantially increase the conductance between the source and drain regions while also decreasing the size of the device.
- conventional MOSFET devices using a SOI structure are limited from increasing total current flow (e.g., performance) by the cross sectional area of the channel.
- the channel area must also be increased thereby increasing the overall dimension of the device.
- MOSFETs of dimensions in the range of micrometers to nanometers, that are capable of using an SOI structure that may be planarized, and that reduce or eliminate the problems of leakage, punch-through, and short channel effects.
- MOSFETs of dimensions in the range of micrometers to nanometers, that are capable of using an SOI structure that may be planarized, and that reduce or eliminate the problems of leakage, punch-through, and short channel effects.
- an object of the present invention to provide a fin device that is in the size range of a micron or less. Another object is to provide a device that is not restricted by performance limitations of leakage, punch-through, and short channel effects typically associated with FETs having sub-micron dimensions. Still another object is to provide a process of making the device.
- the present invention provides a process for fabricating a fin device as the body for a FET.
- the process comprises the steps of forming a vertical semiconductor-on-insulator fin on a substrate with an oxide layer on top of a segment of the fin; depositing a polysilicon layer; forming a source and a drain separated by a polysilicon channel on top of the oxide layer that is on top of the segment of the fin; depositing a silicide layer over the exposed polysilicon layer; depositing an oxide layer over the fin; polishing the oxide layer; and implanting workfunction elements into the top of the polished oxide layer.
- the process of fabricating the fin device results in a fully planarized device.
- the process of fabricating the fin device results in a source and drain separation in the range of approximately 10 nm.
- the process of fabricating the fin device results in an oxide layer separating the fin from the polysilicon having a width approximately in the range of 1.5 nm.
- the present invention also encompasses an improved fin device that is fully planarized.
- the device comprises a substrate, a vertical fin, a polysilicon deposition layer, an oxide layer on top of a segment of the fin and the exposed substrate, a source and drain formed on top of the oxide layer, a polysilicon halo separating the source and drain, a silicide layer covering the polysilicon layer, an oxide layer over the fin device forming a planarized layer, and dual workfunction implants positioned within the top oxide layer.
- the improved fin device has a separation between the source and drain in the range of approximately 10 nm.
- the improved fin device has an oxide layer separating the fin from the polysilicon having a width approximately in the range of 1.5 nm.
- FIG. 1 illustrates a top view of an exemplary embodiment of the fin device according to the present invention showing the location of the cross-sectional views shown in FIGS. 2 through 13;
- FIG. 2A is a cross-sectional view taken along the line 2 A- 2 A of FIG. 1 after a first step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 2B is a cross-sectional view taken along the line 2 B- 2 B of FIG. 1 after the first step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 3A is a cross-sectional view showing the device of FIG. 2A after a second step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 3B is a cross-sectional view showing the device of FIG. 2B after the second step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 4A is a cross-sectional view showing the device of FIG. 3A after a third step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 4B is a cross-sectional view showing the device of FIG. 3B after the third step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 5A is a cross-sectional view showing the device of FIG. 4A after a fourth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 5B is a cross-sectional view showing the device of FIG. 4B after the fourth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 6A is a cross-sectional view showing the device of FIG. 5A after a fifth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 6B is a cross-sectional view showing the device of FIG. 5B after the fifth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 7A is a cross-sectional view showing the device of FIG. 6A after a sixth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 7B is a cross-sectional view showing the device of FIG. 6B after the sixth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 8A is a cross-sectional view showing the device of FIG. 7A after a seventh step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 8B is a cross-sectional view showing the device of FIG. 7B after the seventh step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 9A is a cross-sectional view showing the device of FIG. 8A after an eighth step in the process of making an exemplary embodiment of the fin device according to the present invention.
- FIG. 9B is a cross-sectional view showing the device of FIG. 8B after the eighth step in the process of making an exemplary embodiment of the fin device according to the present invention.
- FIG. 10A is a cross-sectional view showing the device of FIG. 9A after a ninth step in the process of making an exemplary embodiment of the fin device according to the present invention.
- FIG. 10B is a cross-sectional view showing the device of FIG. 9B after the ninth step in the process of making an exemplary embodiment of the fin device according to the present invention.
- FIG. 11A is a cross-sectional view showing the device of FIG. 10A after a tenth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 11B is a cross-sectional view showing the device of FIG. 10B after the tenth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 12A is a cross-sectional view showing the device of FIG. 11A after a eleventh step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 12B is a cross-sectional view showing the device of FIG. 11B after the eleventh step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 13A is a cross-sectional view showing the device of FIG. 12A after a twelfth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 13B is a cross-sectional view showing the device of FIG. 12B after the twelfth step in the process of making an exemplary embodiment of the fin device according to the present invention
- FIG. 14 is a perspective view of an exemplary embodiment of the fin device of the present invention being fabricated and as shown in the cross-sectional views of FIGS. 10Aand 10B;
- FIG. 15A is the fin device manufactured in accordance with the present invention, taken along the cross section labeled 15 A- 15 A in FIG. 13A;
- FIG. 15B is a graph of electron concentration versus depth into the fin device as the fin device is shown in FIG. 15A.
- the invention is an improved fin device used as the body of a FET and a process of making such a fin device.
- the fin device is fully planarized, double gated, and is fabricated to allow ten or more devices to be placed within a one micrometer width.
- the invention also provides the process to fabricate such a small device. To best understand the sections and layers of the device, the process of fabricating the device is first described.
- the typical MOSFET as well as an exemplary embodiment of the present invention fin device each have a source 1 and drain 2 separated by a channel 6 , all of which are formed on a substrate 5 .
- a gate 3 running perpendicular to the plane connecting the source 1 and drain 2 .
- the gate 3 is fabricated from a conducting material such as, in a preferred embodiment, a polysilicon material.
- the gate 3 may also be manufactured of other conducting metals, however, such as aluminum.
- FIG. 1 also illustrates several of the components used in the process of manufacturing the fin device.
- One of these components is the fin trim mask 40 .
- the mask 42 used to form the source 1 and the drain 2 are also illustrated.
- the photocrystalline mask 44 used to form the gate 3 are also illustrated.
- the general operation of a MOSFET is controlled by the electric field of the gate 3 . Due to its location, the electric field produced by the gate 3 is emitted into the channel 6 that separates source 1 and drain 2 . By controlling the gate electric field, the current flow between source 1 and drain 2 , and across channel 6 , may be unimpeded or prevented.
- FIGS. 13A and 13B To understand the inventive method of making an exemplary embodiment of the improved fin device 10 (see FIGS. 13A and 13B), cross-sectional views of the device during the fabrication process are shown. Two cross sectional views are shown for each step of the fabrication process. Cross sectional views labeled “A” in the figures, such as view 2 A- 2 A shown in FIG. 1, are as observed through the gate 3 and centered across a line connecting source 1 and drain 2 .
- Cross sectional views labeled “B” in the figures, such as view 2 B- 2 B shown in FIG. 1, are as observed across the gate 3 and through a line connecting source 1 and drain 2 .
- the first step in making an embodiment of the fin device 10 is the step of forming the silicon-on-insulator (“SOI”) vertical fin 4 on the substrate 5 , as shown in FIGS. 2A and 2B.
- the fin 4 may be formed by silicon dioxide spacer deposition.
- the fin 4 may be formed by conventional chrome-less phase shift mask printing. Either technique provides the ability to form a vertical SOI fin 4 having a width in the range of approximately 10 nm.
- the fin 4 and substrate 5 are anisotropically etched and a nitride layer 15 is deposited over the fin 4 and the substrate 5 .
- the substrate 5 is over etched to a level below the fin 4 .
- the etching may be completed by reactive ion etching (“RIE”).
- RIE reactive ion etching
- An oxide layer 16 is next deposited over the nitride layer 15 as shown in FIGS. 3A and 3B. As shown, the top of the SOI fin 4 should extend higher than the periphery of the oxide layer 16 . As described below, the thickness of the oxide layer 16 is used to set or adjust the desired height of the vertical SOI fin 4 . In one preferred embodiment, the oxide layer 16 may be a high density plasma oxide.
- an oxide etching is used to remove the oxide layer 16 from the top of the fin 4 and to remove a portion of the oxide layer 16 from either side of the fin 4 .
- a nitride etching is also completed to remove the nitride layer 15 from the top of the fin 4 and a portion of the nitride layer 15 on the sides of the fin 4 .
- a polysilicon layer 17 is next deposited on tops of the oxide layer 16 , the nitride layer 15 , and the exposed fin 4 .
- the height of the SOI fin 4 is next adjusted by polishing the polysilicon layer 17 and the SOI fin 4 as shown in FIGS. 5A and 5B.
- the polishing technique may be the well-known chemical mechanical polishing (“CMP”) process.
- CMP chemical mechanical polishing
- the fin 4 is next completely exposed by removal of the oxide layer 16 and the nitride layer 15 as shown in FIGS. 6A and 6B.
- the process of removing the oxide layer 16 and the nitride layer 15 may be, in a preferred embodiment, by a wet chemical crystallographic orientation etch or, in another preferred embodiment, by a resist mask and etch.
- the next step is incorporating the channel implants on either side of the SOI fin 4 and then depositing a new oxide material.
- the oxide material forms an oxide layer 20 on top of the substrate 5 and on top of the fin 4 , and forms thin oxide layers 12 on either side of the fin 4 .
- the oxide used in this step may be a high density plasma oxide.
- a new polysilicon layer 21 is next deposited over the oxide layer 20 and around the fin 4 to a level above the height of the fin 4 and oxide layer 20 , as shown in FIGS. 8A and 8B.
- a new nitride layer 22 is next deposited on top of the polysilicon layer 21 .
- the source/drain halo is next fabricated on top of the fin 4 .
- the polysilicon layer 21 and the nitride layer 22 are selectively removed such that a segment of the polysilicon layer 21 and the nitride layer 22 remain over the fin 4 .
- the selective removal may be accomplished by conventional polycrystalline (“PC”) lithography and RIE.
- the etching may be selective to thick polysilicon to provide more effective removal of the polysilicon layer 21 located on either side of the fin 4 .
- the length of the halo or polysilicon layer 21 remaining on top of the fin 4 is determined by the PC lithography selected. Thus, if a wide PC line is selected, the polysilicon length will be correspondingly large. Similarly, a narrow PC line will result in a smaller polysilicon length, and as discussed below, a smaller channel width between the source 1 and drain 2 .
- the source and drain implants 23 are incorporated on top of the oxide layer 20 and on either side of the halo polysilicon layer 21 .
- the exposed oxide layer 20 on top of the fin 4 is then removed by an etching process to the stop layer (the top of the SOI fin 4 ).
- FIG. 14 A perspective view of the fin device after these fabrication steps is shown in FIG. 14. As shown in FIG. 14, the vertical SOI fin 4 is the shorter of the two vertical elements.
- the taller element illustrates the halo formation on top of the SOI fin 4 , including the oxide layer 20 , the nitride source and drain implants 23 on either side of the polysilicon layer 21 , and the nitride layer 22 on top of the polysilicon layer 21 .
- a thick polysilicon layer 25 is next deposited on top of the fin 4 and the halo elements.
- a polishing process which in a preferred embodiment may be CMP, the polysilicon layer 25 is partially removed and the fin device is planarized to the level of the nitride layer 22 separating the source and drain implants 23 .
- the structure that results after these two steps of the process of the present invention is shown in FIGS. 11A and 11B.
- the thick polysilicon layer 25 is next etched to a level below the top of the nitride source and drain implants 23 and a thin silicide layer 26 is formed over the polysilicon layer 25 on either side of the halo as shown in FIG. 12B.
- the silicide layer 26 may be a cobalt silicide. Titanium silicide may also be used and exhibits similar resistivity to cobalt silicide.
- a new oxide layer 27 is next deposited over the silicide layer 26 and the oxide layer 27 is again polished to a level of the nitride layer 22 for planarization of the device.
- the nitride layer 22 is etched away to the polysilicon layer 21 .
- the etching process may be RIE that is selective to polysilicon as located between the source and drain implants 23 .
- the fin device 10 is completed.
- the steps to fabricate the completed device include, first, to incorporate workfunction implants 11 into the top oxide layer 27 on either side of the halo.
- a new silicide layer 28 is formed on the exposed polysilicon layer 21 between the nitride source and drain implants 23 .
- the silicide layer 28 may be cobalt-silicide, in another embodiment titanium silicide may also be used.
- a new oxide layer 29 is provided over the suicide layers 26 and 28 .
- the device surface is polished to the level of the top of the workfunction implants 11 thereby creating a fully planarized fin device 10 .
- the contacts (not shown) necessary for electrical connections to the device 10 are formed.
- FIGS. 13A and 13B show the elements and layers of the improved fin device 10 . More specifically, the device 10 is formed on a substrate 5 , which may be made of silicon. The substrate is placed on a box 50 to facilitate the manufacturing process. The substrate 5 is partially etched or cut back and filled with an oxide layer 20 as shown in FIG. 13A. On top of the substrate 5 is the vertical SOI fin 4 , and on top of a segment of the fin 4 is a thin oxide layer 20 forming the base of a halo structure. On both sides of the fin 4 are thin oxide layers 12 . Surrounding the fin 4 and covering the substrate 5 is a thick polysilicon layer 21 .
- nitride source and drain implants 23 On top of the oxide layer 20 , which is positioned on the top of a portion of the fin 4 , are two nitride source and drain implants 23 .
- the two nitride source and drain implants 23 are separated by a polysilicon layer 21 .
- the polysilicon layer 21 separating the nitride source and drain implants 21 is coated with a thin silicide layer 28 .
- the polysilicon layer 25 on either side of the nitride source and drain implants 21 is coated with a thin silicide layer 26 .
- the silicide that forms silicide layers 26 and 28 may be, in a preferred embodiment, a cobalt silicide. As described above, however, titanium silicide may also be used.
- Oxide layers 27 and 29 form the top layer of the fin device 10 .
- Workfunction implants 11 are located within the top oxide layer 27 on either side of the halo structure.
- the top is polished to create a fully planarized device as shown in FIGS. 13A and 13B.
- the polishing or planarizing of the fin device 10 may be accomplished by a CMP technique.
- FIG. 15A A specific cross-section of the fin device 10 manufactured in accordance with the present invention is illustrated in FIG. 15A.
- One aspect of the performance of the improved fin device 10 is shown in the FIG. 15B graph of electron concentration versus penetration or depth into the cross section of the vertical fin device.
- the exemplary fin device shown has a 10 nm thick fin 4 and a 1.5 nm thick oxide layer 12 on either side of the fin 4 .
- the calculated data shown in FIG. 15B are for the threshold voltage as well as four increasing levels of threshold voltages each differing by 50 mV. Both the standard classical equation results (the diamond data points) and quantum mechanic (“QM”) analysis results (the “plus” data points) are shown. It is believed that the QM data are more representative of the characteristics of devices having dimensions in the nanometer range.
- the electron concentration essentially increases from zero to a plateau level as depth into the gate oxide and silicon fin increases.
- the electron concentration sharply peaks at or near the gate oxide and then quickly drops to a lower level near the middle of the silicon fin.
Abstract
Description
- The present invention generally relates to field effect transistors (FETs). More particularly, this invention relates to very small dimensioned metal-oxide semiconductor (MOS) FETs in the size range of micrometers (one micrometer or micron, μM, is 10−6 meters) to nanometers (one nanometer, nm, is 10−9 meters). Fabricated to allow for a higher density of devices on a semiconductor wafer, small MOSFETs may experience certain deleterious performance due to their size. One such problem is short channel effects caused by the limited separation of the source and drain. The inventive fin device and process of making the device alleviate short channel effects associated with MOSFETs having dimensions of micrometers or less.
- Since 1960 when integrated circuits (“ICs”) were first created and fabricated, the number and density of the devices being formed on IC substrates has increased tremendously. Indeed, the very large scale integration (“VLSI”) devices, having more than 100,000 devices on a chip, are generally considered old technology. The fabrication of ICs having hundreds of millions of devices on a chip is standard in the market today. The development of ICs with billions of devices on each chip is under current development. Therefore, the current description of IC fabrication is ultra large scale integration (“ULSI”).
- As part of the increase in the number of devices formed on an IC substrate and the concurrent increase in density of the devices, the dimensions of the devices have dropped significantly. In particular, the dimensions of gate thicknesses and channel separation of source and drain elements has continually reduced such that today, micrometer and nanometer separations of the source, drain, and gate are required. Although devices have been steadily reducing in size, the performance of the devices must be maintained or improved. In addition to performance characteristics, performance reliability, and durability of the device, the manufacturing reliability and cost are always critical issues.
- Several associated problems arise with the miniaturization of devices, including short channel effects, punch-through, and current leakage. These problems affect both the performance of the device and the manufacturing process. Short channel effects are often observed when the width of the FET channel is less than 0.5 to 1.0 μm. The impact of short channel effects on device performance is seen in the reduction in the device threshold voltage and the increase of sub-threshold current.
- More particularly, as the channel length becomes smaller, the source and drain depletion regions may expand towards each other. The depletion regions may essentially occupy the entire channel area between the source and drain. As a result of this effective occupation of the channel area by the source and drain, the channel is in part depleted and the gate charge necessary to alter the source and drain current flow is reduced.
- One method for reducing or eliminating short channel effects is to reduce the thickness of the gate oxides adjacent to the source and drain. Not only will thin gate oxides reduce short channel effects, but they also allow for higher drive currents. One result is faster devices. As can be expected, however, there are significant problems associated with fabricating thin oxides, including manufacturing reproducibility and the uniformity and control of the oxide growth rate during the fabrication process.
- Attempts to resolve the short channel effects and other problems associated with ULSI devices have been made and are continuing. One such attempt, described by Hisamoto et al. in “A Folded-Channel MOSFET for Deep-Sub-Tenth Micron Era,” 1032 IEDM (1998), teaches a quasi-planar vertical double-gate MOSFET having a gate length down to 20 nm. The features noted by Hisamoto et al. include a vertical ultra-thin silicon fin; two gates self-aligned with the source and drain; a raised source and drain to reduce parasitic resistance; and a quasi-planar structure. The Hisamoto et al. device appears to be limited to a channel of 20 nm, however, and does not appear to be suited for use in a planarized configuration. Moreover, the fabrication process shown by Hisamoto et al. does not appear to use conventional lithography and spacer techniques.
- Another device, disclosed in U.S. Pat. No. 5,675,164 issued to Brunner et al. and assigned to the same applicant as this application, describes a high-performance multi-mesa FET. The FET includes mesa structures in a conduction region, favoring corner conduction, together with lightly doped mesa structures and mid-gap gate material also favoring operation in a fully depleted mode. Although teaching a high performance FET, the Brunner et al. disclosure specifically notes that silicon on insulator (“SOI”) structures have certain disadvantages making their use impractical for the multi-mesa FETs.
- The metal-insulator-semiconductor (“MIS”) transistor described in U.S. Pat. No. 4,996,574 issued to Shirasaki for a MIS transistor structure for increasing conductance between source and drain regions has as a primary object to substantially increase the conductance between the source and drain regions while also decreasing the size of the device. As provided in Shirasaki, conventional MOSFET devices using a SOI structure are limited from increasing total current flow (e.g., performance) by the cross sectional area of the channel. According to Shirasaki, to increase the current flow, the channel area must also be increased thereby increasing the overall dimension of the device.
- Finally, the abstract to Japanese Patent No. 5,343,679 issued to Daisuke et al., for a semiconductor device and manufacturing method thereof, shows and describes a MOS transistor device that uses different impurities imbedded into the device substrate from the source and drain impurities to enhance the transistor performance characteristics. Although apparently using a vertical fin configuration, the device shown does not result in a planarized device nor does it appear to use standard lithography or spacer techniques in the fabrication of the device.
- Accordingly, there remains a need for MOSFETs, of dimensions in the range of micrometers to nanometers, that are capable of using an SOI structure that may be planarized, and that reduce or eliminate the problems of leakage, punch-through, and short channel effects. In addition, there remains a need for, and it would be desirable to have, a reliable fabrication process using conventional lithography and spacer process techniques to manufacture such an SOI device that may be planarized.
- To meet these and other needs and to overcome the shortcomings of the prior art, it is an object of the present invention to provide a fin device that is in the size range of a micron or less. Another object is to provide a device that is not restricted by performance limitations of leakage, punch-through, and short channel effects typically associated with FETs having sub-micron dimensions. Still another object is to provide a process of making the device.
- To achieve these and other objects, and in view of its purposes, the present invention provides a process for fabricating a fin device as the body for a FET. The process comprises the steps of forming a vertical semiconductor-on-insulator fin on a substrate with an oxide layer on top of a segment of the fin; depositing a polysilicon layer; forming a source and a drain separated by a polysilicon channel on top of the oxide layer that is on top of the segment of the fin; depositing a silicide layer over the exposed polysilicon layer; depositing an oxide layer over the fin; polishing the oxide layer; and implanting workfunction elements into the top of the polished oxide layer.
- In another embodiment of the present invention, the process of fabricating the fin device results in a fully planarized device. In yet another embodiment of the present invention, the process of fabricating the fin device results in a source and drain separation in the range of approximately 10 nm. In still another embodiment of the present invention, the process of fabricating the fin device results in an oxide layer separating the fin from the polysilicon having a width approximately in the range of 1.5 nm.
- The present invention also encompasses an improved fin device that is fully planarized. The device comprises a substrate, a vertical fin, a polysilicon deposition layer, an oxide layer on top of a segment of the fin and the exposed substrate, a source and drain formed on top of the oxide layer, a polysilicon halo separating the source and drain, a silicide layer covering the polysilicon layer, an oxide layer over the fin device forming a planarized layer, and dual workfunction implants positioned within the top oxide layer. In another aspect of the present invention, the improved fin device has a separation between the source and drain in the range of approximately 10 nm. In yet another aspect of the present invention, the improved fin device has an oxide layer separating the fin from the polysilicon having a width approximately in the range of 1.5 nm.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.
- The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice, the various features of the drawing are not to scale. On the contrary, the dimensions of various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures:
- FIG. 1 illustrates a top view of an exemplary embodiment of the fin device according to the present invention showing the location of the cross-sectional views shown in FIGS. 2 through 13;
- FIG. 2A is a cross-sectional view taken along the
line 2A-2A of FIG. 1 after a first step in the process of making an exemplary embodiment of the fin device according to the present invention; - FIG. 2B is a cross-sectional view taken along the
line 2B-2B of FIG. 1 after the first step in the process of making an exemplary embodiment of the fin device according to the present invention; - FIG. 3A is a cross-sectional view showing the device of FIG. 2A after a second step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 3B is a cross-sectional view showing the device of FIG. 2B after the second step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 4A is a cross-sectional view showing the device of FIG. 3A after a third step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 4B is a cross-sectional view showing the device of FIG. 3B after the third step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 5A is a cross-sectional view showing the device of FIG. 4A after a fourth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 5B is a cross-sectional view showing the device of FIG. 4B after the fourth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 6A is a cross-sectional view showing the device of FIG. 5A after a fifth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 6B is a cross-sectional view showing the device of FIG. 5B after the fifth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 7A is a cross-sectional view showing the device of FIG. 6A after a sixth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 7B is a cross-sectional view showing the device of FIG. 6B after the sixth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 8A is a cross-sectional view showing the device of FIG. 7A after a seventh step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 8B is a cross-sectional view showing the device of FIG. 7B after the seventh step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 9A is a cross-sectional view showing the device of FIG. 8A after an eighth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 9B is a cross-sectional view showing the device of FIG. 8B after the eighth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 10A is a cross-sectional view showing the device of FIG. 9A after a ninth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 10B is a cross-sectional view showing the device of FIG. 9B after the ninth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 11A is a cross-sectional view showing the device of FIG. 10A after a tenth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 11B is a cross-sectional view showing the device of FIG. 10B after the tenth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 12A is a cross-sectional view showing the device of FIG. 11A after a eleventh step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 12B is a cross-sectional view showing the device of FIG. 11B after the eleventh step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 13A is a cross-sectional view showing the device of FIG. 12A after a twelfth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 13B is a cross-sectional view showing the device of FIG. 12B after the twelfth step in the process of making an exemplary embodiment of the fin device according to the present invention;
- FIG. 14 is a perspective view of an exemplary embodiment of the fin device of the present invention being fabricated and as shown in the cross-sectional views of FIGS. 10Aand 10B;
- FIG. 15A is the fin device manufactured in accordance with the present invention, taken along the cross section labeled15A-15A in FIG. 13A; and
- FIG. 15B is a graph of electron concentration versus depth into the fin device as the fin device is shown in FIG. 15A.
- The invention will next be illustrated with reference to the figures in which the same numbers indicate the same elements in all figures. Such figures are intended to be illustrative, rather than limiting, and are included to facilitate the explanation of the process and device of the present invention.
- The invention is an improved fin device used as the body of a FET and a process of making such a fin device. In an exemplary embodiment, the fin device is fully planarized, double gated, and is fabricated to allow ten or more devices to be placed within a one micrometer width. The invention also provides the process to fabricate such a small device. To best understand the sections and layers of the device, the process of fabricating the device is first described.
- As shown in FIG. 1, the typical MOSFET as well as an exemplary embodiment of the present invention fin device each have a
source 1 and drain 2 separated by achannel 6, all of which are formed on asubstrate 5. Also shown in FIG. 1 is agate 3 running perpendicular to the plane connecting thesource 1 anddrain 2. Thegate 3 is fabricated from a conducting material such as, in a preferred embodiment, a polysilicon material. Thegate 3 may also be manufactured of other conducting metals, however, such as aluminum. - FIG. 1 also illustrates several of the components used in the process of manufacturing the fin device. One of these components is the fin
trim mask 40. Also illustrated are themask 42 used to form thesource 1 and thedrain 2, and thephotocrystalline mask 44 used to form thegate 3. - The general operation of a MOSFET is controlled by the electric field of the
gate 3. Due to its location, the electric field produced by thegate 3 is emitted into thechannel 6 that separatessource 1 anddrain 2. By controlling the gate electric field, the current flow betweensource 1 anddrain 2, and acrosschannel 6, may be unimpeded or prevented. - To understand the inventive method of making an exemplary embodiment of the improved fin device10 (see FIGS. 13A and 13B), cross-sectional views of the device during the fabrication process are shown. Two cross sectional views are shown for each step of the fabrication process. Cross sectional views labeled “A” in the figures, such as
view 2A-2A shown in FIG. 1, are as observed through thegate 3 and centered across aline connecting source 1 anddrain 2. Cross sectional views labeled “B” in the figures, such asview 2B-2B shown in FIG. 1, are as observed across thegate 3 and through aline connecting source 1 anddrain 2. - The general process of fabricating a MOSFET has been practiced for many years. Due to the multitude of different ways of specifically fabricating a MOSFET, however, the particular order and specific steps in the process are critical to describe the fabrication process of a particular device. The alteration of one step in a fabrication process may result in a completely different MOSFET device. Accordingly, the process of fabricating the inventive fin device is described in detail with reference to the figures.
- The first step in making an embodiment of the
fin device 10 is the step of forming the silicon-on-insulator (“SOI”)vertical fin 4 on thesubstrate 5, as shown in FIGS. 2A and 2B. Thefin 4 may be formed by silicon dioxide spacer deposition. In another embodiment, thefin 4 may be formed by conventional chrome-less phase shift mask printing. Either technique provides the ability to form avertical SOI fin 4 having a width in the range of approximately 10 nm. Thefin 4 andsubstrate 5 are anisotropically etched and anitride layer 15 is deposited over thefin 4 and thesubstrate 5. As shown in FIG. 2A, thesubstrate 5 is over etched to a level below thefin 4. In a preferred embodiment, the etching may be completed by reactive ion etching (“RIE”). Thefin device 10 is built upon abox 50. - An
oxide layer 16 is next deposited over thenitride layer 15 as shown in FIGS. 3A and 3B. As shown, the top of theSOI fin 4 should extend higher than the periphery of theoxide layer 16. As described below, the thickness of theoxide layer 16 is used to set or adjust the desired height of thevertical SOI fin 4. In one preferred embodiment, theoxide layer 16 may be a high density plasma oxide. - In the next step, shown in FIGS. 4A and 4B, an oxide etching is used to remove the
oxide layer 16 from the top of thefin 4 and to remove a portion of theoxide layer 16 from either side of thefin 4. A nitride etching is also completed to remove thenitride layer 15 from the top of thefin 4 and a portion of thenitride layer 15 on the sides of thefin 4. As also shown in FIGS. 4A and 4B, apolysilicon layer 17 is next deposited on tops of theoxide layer 16, thenitride layer 15, and the exposedfin 4. - The height of the
SOI fin 4 is next adjusted by polishing thepolysilicon layer 17 and theSOI fin 4 as shown in FIGS. 5A and 5B. In a preferred embodiment, the polishing technique may be the well-known chemical mechanical polishing (“CMP”) process. Thefin 4 is next completely exposed by removal of theoxide layer 16 and thenitride layer 15 as shown in FIGS. 6A and 6B. The process of removing theoxide layer 16 and thenitride layer 15 may be, in a preferred embodiment, by a wet chemical crystallographic orientation etch or, in another preferred embodiment, by a resist mask and etch. - As shown in FIGS. 7A and 7B, the next step is incorporating the channel implants on either side of the
SOI fin 4 and then depositing a new oxide material. The oxide material forms anoxide layer 20 on top of thesubstrate 5 and on top of thefin 4, and forms thin oxide layers 12 on either side of thefin 4. Similar to the above steps, in a preferred embodiment, the oxide used in this step may be a high density plasma oxide. Anew polysilicon layer 21 is next deposited over theoxide layer 20 and around thefin 4 to a level above the height of thefin 4 andoxide layer 20, as shown in FIGS. 8A and 8B. Anew nitride layer 22 is next deposited on top of thepolysilicon layer 21. - The source/drain halo is next fabricated on top of the
fin 4. As shown in FIGS. 9A and 9B, thepolysilicon layer 21 and thenitride layer 22 are selectively removed such that a segment of thepolysilicon layer 21 and thenitride layer 22 remain over thefin 4. In a preferred embodiment, the selective removal may be accomplished by conventional polycrystalline (“PC”) lithography and RIE. The etching may be selective to thick polysilicon to provide more effective removal of thepolysilicon layer 21 located on either side of thefin 4. The length of the halo orpolysilicon layer 21 remaining on top of thefin 4 is determined by the PC lithography selected. Thus, if a wide PC line is selected, the polysilicon length will be correspondingly large. Similarly, a narrow PC line will result in a smaller polysilicon length, and as discussed below, a smaller channel width between thesource 1 anddrain 2. - In the next step, as shown in FIGS. 10A and 10B, the source and drain
implants 23 are incorporated on top of theoxide layer 20 and on either side of thehalo polysilicon layer 21. Also shown in FIGS. 10A and 10B, the exposedoxide layer 20 on top of thefin 4 is then removed by an etching process to the stop layer (the top of the SOI fin 4). A perspective view of the fin device after these fabrication steps is shown in FIG. 14. As shown in FIG. 14, thevertical SOI fin 4 is the shorter of the two vertical elements. The taller element illustrates the halo formation on top of theSOI fin 4, including theoxide layer 20, the nitride source and drainimplants 23 on either side of thepolysilicon layer 21, and thenitride layer 22 on top of thepolysilicon layer 21. - A
thick polysilicon layer 25 is next deposited on top of thefin 4 and the halo elements. Through a polishing process, which in a preferred embodiment may be CMP, thepolysilicon layer 25 is partially removed and the fin device is planarized to the level of thenitride layer 22 separating the source and drainimplants 23. The structure that results after these two steps of the process of the present invention is shown in FIGS. 11A and 11B. - The
thick polysilicon layer 25 is next etched to a level below the top of the nitride source and drainimplants 23 and athin silicide layer 26 is formed over thepolysilicon layer 25 on either side of the halo as shown in FIG. 12B. In a preferred embodiment, thesilicide layer 26 may be a cobalt silicide. Titanium silicide may also be used and exhibits similar resistivity to cobalt silicide. Anew oxide layer 27 is next deposited over thesilicide layer 26 and theoxide layer 27 is again polished to a level of thenitride layer 22 for planarization of the device. Finally, as shown in FIGS. 12A and 12B, thenitride layer 22 is etched away to thepolysilicon layer 21. The etching process may be RIE that is selective to polysilicon as located between the source and drainimplants 23. - As shown in FIGS. 13A and 13B, the
fin device 10 is completed. The steps to fabricate the completed device include, first, to incorporateworkfunction implants 11 into thetop oxide layer 27 on either side of the halo. Second, anew silicide layer 28 is formed on the exposedpolysilicon layer 21 between the nitride source and drainimplants 23. Again, although in a preferred embodiment thesilicide layer 28 may be cobalt-silicide, in another embodiment titanium silicide may also be used. Anew oxide layer 29 is provided over the suicide layers 26 and 28. The device surface is polished to the level of the top of theworkfunction implants 11 thereby creating a fullyplanarized fin device 10. Lastly, the contacts (not shown) necessary for electrical connections to thedevice 10 are formed. - The cross-sectional views of FIGS. 13A and 13B show the elements and layers of the
improved fin device 10. More specifically, thedevice 10 is formed on asubstrate 5, which may be made of silicon. The substrate is placed on abox 50 to facilitate the manufacturing process. Thesubstrate 5 is partially etched or cut back and filled with anoxide layer 20 as shown in FIG. 13A. On top of thesubstrate 5 is thevertical SOI fin 4, and on top of a segment of thefin 4 is athin oxide layer 20 forming the base of a halo structure. On both sides of thefin 4 are thin oxide layers 12. Surrounding thefin 4 and covering thesubstrate 5 is athick polysilicon layer 21. - On top of the
oxide layer 20, which is positioned on the top of a portion of thefin 4, are two nitride source and drainimplants 23. The two nitride source and drainimplants 23 are separated by apolysilicon layer 21. Thepolysilicon layer 21 separating the nitride source and drainimplants 21 is coated with athin silicide layer 28. Thepolysilicon layer 25 on either side of the nitride source and drainimplants 21 is coated with athin silicide layer 26. The silicide that formssilicide layers fin device 10.Workfunction implants 11 are located within thetop oxide layer 27 on either side of the halo structure. As described above, after the final oxide layers 27 and 29 andworkfunction implants 11 are fabricated as part of thefin device 10, the top is polished to create a fully planarized device as shown in FIGS. 13A and 13B. The polishing or planarizing of thefin device 10 may be accomplished by a CMP technique. - A specific cross-section of the
fin device 10 manufactured in accordance with the present invention is illustrated in FIG. 15A. One aspect of the performance of theimproved fin device 10 is shown in the FIG. 15B graph of electron concentration versus penetration or depth into the cross section of the vertical fin device. The exemplary fin device shown has a 10 nmthick fin 4 and a 1.5 nmthick oxide layer 12 on either side of thefin 4. The calculated data shown in FIG. 15B are for the threshold voltage as well as four increasing levels of threshold voltages each differing by 50 mV. Both the standard classical equation results (the diamond data points) and quantum mechanic (“QM”) analysis results (the “plus” data points) are shown. It is believed that the QM data are more representative of the characteristics of devices having dimensions in the nanometer range. - For the lower three threshold voltage levels, the electron concentration essentially increases from zero to a plateau level as depth into the gate oxide and silicon fin increases. For the larger two threshold voltages, the electron concentration sharply peaks at or near the gate oxide and then quickly drops to a lower level near the middle of the silicon fin.
- Simulation results also show that the fin device, having a fin thickness of 10 nm, exhibits a subthreshold voltage slope of approximately 60 to 62 mV/decade as compared to the standard classical results which show a slope of 88 mV/decade. The QM analysis results show a slope of 92 mV/decade. Therefore, the fin device of the present invention has a steeper subthreshold voltage slope and will exhibit a higher pinch-off voltage and an accordingly higher saturation on-current as compared to devices having characteristics described by the classical and QM analyses.
- Although illustrated and described above with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the spirit of the invention.
Claims (28)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/801,473 US6432829B2 (en) | 1999-12-09 | 2001-03-08 | Process for making planarized silicon fin device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/458,531 US6252284B1 (en) | 1999-12-09 | 1999-12-09 | Planarized silicon fin device |
US09/801,473 US6432829B2 (en) | 1999-12-09 | 2001-03-08 | Process for making planarized silicon fin device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/458,531 Division US6252284B1 (en) | 1999-12-09 | 1999-12-09 | Planarized silicon fin device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010036731A1 true US20010036731A1 (en) | 2001-11-01 |
US6432829B2 US6432829B2 (en) | 2002-08-13 |
Family
ID=23821151
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/458,531 Expired - Lifetime US6252284B1 (en) | 1999-12-09 | 1999-12-09 | Planarized silicon fin device |
US09/801,473 Expired - Fee Related US6432829B2 (en) | 1999-12-09 | 2001-03-08 | Process for making planarized silicon fin device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/458,531 Expired - Lifetime US6252284B1 (en) | 1999-12-09 | 1999-12-09 | Planarized silicon fin device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6252284B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040219722A1 (en) * | 2003-05-01 | 2004-11-04 | Pham Daniel T. | Method for forming a double-gated semiconductor device |
US20040222477A1 (en) * | 2003-05-05 | 2004-11-11 | International Business Machines Corporation | Multi-height finfets |
WO2004112146A1 (en) * | 2003-06-12 | 2004-12-23 | Advanced Micro Devices, Inc. | Finfet with dual silicon gate layer for chemical mechanical polishing planarization |
US20050003593A1 (en) * | 2003-06-23 | 2005-01-06 | Advanced Micro Devices, Inc. | Semiconductor device and method of manufacture |
WO2005050730A1 (en) * | 2003-11-20 | 2005-06-02 | Otto-Von-Guericke- Universität Magdeburg | Method for the production of a nanoscale semiconductor structure and vertical semiconductor components based on said semiconductor structure |
WO2006003104A1 (en) * | 2004-06-30 | 2006-01-12 | International Business Machines Corporation | Method and structure for strained finfet devices |
US20090134463A1 (en) * | 2002-08-26 | 2009-05-28 | Abadeer Wagdi W | Semiconductor structure and system for fabricating an integrated circuit chip |
KR101029383B1 (en) * | 2002-11-08 | 2011-04-15 | 어드밴스드 마이크로 디바이시즈, 인코포레이티드 | Double gate semiconductor device having separate gates |
Families Citing this family (114)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10012112C2 (en) * | 2000-03-13 | 2002-01-10 | Infineon Technologies Ag | Bridge field effect transistor and method for producing a bridge field effect transistor |
KR101050377B1 (en) * | 2001-02-12 | 2011-07-20 | 에이에스엠 아메리카, 인코포레이티드 | Improved process for deposition of semiconductor films |
US7026219B2 (en) * | 2001-02-12 | 2006-04-11 | Asm America, Inc. | Integration of high k gate dielectric |
US6787402B1 (en) * | 2001-04-27 | 2004-09-07 | Advanced Micro Devices, Inc. | Double-gate vertical MOSFET transistor and fabrication method |
DE10137217A1 (en) * | 2001-07-30 | 2003-02-27 | Infineon Technologies Ag | Bridge field effect transistor and method for producing a bridge field effect transistor |
KR100431489B1 (en) * | 2001-09-04 | 2004-05-12 | 한국과학기술원 | Flash memory element and manufacturing method |
US6610576B2 (en) * | 2001-12-13 | 2003-08-26 | International Business Machines Corporation | Method for forming asymmetric dual gate transistor |
KR100458288B1 (en) * | 2002-01-30 | 2004-11-26 | 한국과학기술원 | Double-Gate FinFET |
US6635909B2 (en) * | 2002-03-19 | 2003-10-21 | International Business Machines Corporation | Strained fin FETs structure and method |
JP3634320B2 (en) * | 2002-03-29 | 2005-03-30 | 株式会社東芝 | Semiconductor device and manufacturing method of semiconductor device |
US6750487B2 (en) * | 2002-04-11 | 2004-06-15 | International Business Machines Corporation | Dual double gate transistor |
US6642090B1 (en) * | 2002-06-03 | 2003-11-04 | International Business Machines Corporation | Fin FET devices from bulk semiconductor and method for forming |
US6974729B2 (en) * | 2002-07-16 | 2005-12-13 | Interuniversitair Microelektronica Centrum (Imec) | Integrated semiconductor fin device and a method for manufacturing such device |
US7186630B2 (en) * | 2002-08-14 | 2007-03-06 | Asm America, Inc. | Deposition of amorphous silicon-containing films |
JP2004079790A (en) * | 2002-08-19 | 2004-03-11 | Oki Electric Ind Co Ltd | Complete depletion type soi-mos transistor and its manufacturing method |
US7358121B2 (en) * | 2002-08-23 | 2008-04-15 | Intel Corporation | Tri-gate devices and methods of fabrication |
US6770516B2 (en) * | 2002-09-05 | 2004-08-03 | Taiwan Semiconductor Manufacturing Company | Method of forming an N channel and P channel FINFET device on the same semiconductor substrate |
US20040089885A1 (en) * | 2002-09-10 | 2004-05-13 | Martin Mark N. | Layout techniques for the creation of dense radiation tolerant MOSFETs with small width-length ratios |
US6645797B1 (en) * | 2002-12-06 | 2003-11-11 | Advanced Micro Devices, Inc. | Method for forming fins in a FinFET device using sacrificial carbon layer |
KR100495664B1 (en) * | 2002-12-10 | 2005-06-16 | 삼성전자주식회사 | Method of forming field effec transistor having double fin structure |
KR20040061966A (en) * | 2002-12-31 | 2004-07-07 | 동부전자 주식회사 | method for forming a transistor in a semiconductor device |
US6855606B2 (en) * | 2003-02-20 | 2005-02-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor nano-rod devices |
US6911379B2 (en) * | 2003-03-05 | 2005-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming strained silicon on insulator substrate |
US6949451B2 (en) * | 2003-03-10 | 2005-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | SOI chip with recess-resistant buried insulator and method of manufacturing the same |
US6902962B2 (en) * | 2003-04-04 | 2005-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-on-insulator chip with multiple crystal orientations |
US7173305B2 (en) * | 2003-04-08 | 2007-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned contact for silicon-on-insulator devices |
US7074656B2 (en) * | 2003-04-29 | 2006-07-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Doping of semiconductor fin devices |
US6876035B2 (en) * | 2003-05-06 | 2005-04-05 | International Business Machines Corporation | High voltage N-LDMOS transistors having shallow trench isolation region |
US7029959B1 (en) * | 2003-05-06 | 2006-04-18 | Advanced Micro Devices, Inc. | Source and drain protection and stringer-free gate formation in semiconductor devices |
US20060170053A1 (en) * | 2003-05-09 | 2006-08-03 | Yee-Chia Yeo | Accumulation mode multiple gate transistor |
US7045401B2 (en) * | 2003-06-23 | 2006-05-16 | Sharp Laboratories Of America, Inc. | Strained silicon finFET device |
US20040266115A1 (en) * | 2003-06-25 | 2004-12-30 | Bor-Wen Chan | Method of making a gate electrode on a semiconductor device |
US6894326B2 (en) * | 2003-06-25 | 2005-05-17 | International Business Machines Corporation | High-density finFET integration scheme |
US6992354B2 (en) * | 2003-06-25 | 2006-01-31 | International Business Machines Corporation | FinFET having suppressed parasitic device characteristics |
US6911383B2 (en) * | 2003-06-26 | 2005-06-28 | International Business Machines Corporation | Hybrid planar and finFET CMOS devices |
US7456476B2 (en) | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US6909151B2 (en) | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7005330B2 (en) * | 2003-06-27 | 2006-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for forming the gate electrode in a multiple-gate transistor |
US6943405B2 (en) * | 2003-07-01 | 2005-09-13 | International Business Machines Corporation | Integrated circuit having pairs of parallel complementary FinFETs |
US6921982B2 (en) * | 2003-07-21 | 2005-07-26 | International Business Machines Corporation | FET channel having a strained lattice structure along multiple surfaces |
US6924560B2 (en) * | 2003-08-08 | 2005-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Compact SRAM cell with FinFET |
US7172943B2 (en) * | 2003-08-13 | 2007-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-gate transistors formed on bulk substrates |
JP2005086024A (en) * | 2003-09-09 | 2005-03-31 | Toshiba Corp | Semiconductor device and method for manufacturing same |
US7863674B2 (en) * | 2003-09-24 | 2011-01-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-gate transistors formed on bulk substrates |
US6855588B1 (en) * | 2003-10-07 | 2005-02-15 | United Microelectronics Corp. | Method of fabricating a double gate MOSFET device |
US6951783B2 (en) * | 2003-10-28 | 2005-10-04 | Freescale Semiconductor, Inc. | Confined spacers for double gate transistor semiconductor fabrication process |
KR100515061B1 (en) * | 2003-10-31 | 2005-09-14 | 삼성전자주식회사 | Semiconductor devices having a fin field effect transistor and methods for forming the same |
US6962843B2 (en) * | 2003-11-05 | 2005-11-08 | International Business Machines Corporation | Method of fabricating a finfet |
US6933183B2 (en) * | 2003-12-09 | 2005-08-23 | International Business Machines Corporation | Selfaligned source/drain FinFET process flow |
US7453121B2 (en) * | 2003-12-22 | 2008-11-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Body contact formation in partially depleted silicon on insulator device |
US7105390B2 (en) * | 2003-12-30 | 2006-09-12 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
KR100552058B1 (en) * | 2004-01-06 | 2006-02-20 | 삼성전자주식회사 | Semiconductor devices having field effect transistors and methods of fabricating the same |
US7268058B2 (en) * | 2004-01-16 | 2007-09-11 | Intel Corporation | Tri-gate transistors and methods to fabricate same |
US7224029B2 (en) * | 2004-01-28 | 2007-05-29 | International Business Machines Corporation | Method and structure to create multiple device widths in FinFET technology in both bulk and SOI |
KR100526889B1 (en) * | 2004-02-10 | 2005-11-09 | 삼성전자주식회사 | Fin field effect transistor structure |
US20050197721A1 (en) * | 2004-02-20 | 2005-09-08 | Yung-Cheng Chen | Control of exposure energy on a substrate |
US7301604B2 (en) * | 2004-02-25 | 2007-11-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method to predict and identify defocus wafers |
US7060539B2 (en) * | 2004-03-01 | 2006-06-13 | International Business Machines Corporation | Method of manufacture of FinFET devices with T-shaped fins and devices manufactured thereby |
KR100620446B1 (en) * | 2004-03-09 | 2006-09-12 | 삼성전자주식회사 | Fin field effect transistor and method of manufacturing the same |
US7087471B2 (en) * | 2004-03-15 | 2006-08-08 | International Business Machines Corporation | Locally thinned fins |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US7176092B2 (en) * | 2004-04-16 | 2007-02-13 | Taiwan Semiconductor Manufacturing Company | Gate electrode for a semiconductor fin device |
US7122412B2 (en) * | 2004-04-30 | 2006-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a necked FINFET device |
US7084018B1 (en) * | 2004-05-05 | 2006-08-01 | Advanced Micro Devices, Inc. | Sacrificial oxide for minimizing box undercut in damascene FinFET |
US7579280B2 (en) | 2004-06-01 | 2009-08-25 | Intel Corporation | Method of patterning a film |
KR100634372B1 (en) | 2004-06-04 | 2006-10-16 | 삼성전자주식회사 | Semiconductor devices and methods for forming the same |
US7452778B2 (en) * | 2004-06-10 | 2008-11-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor nano-wire devices and methods of fabrication |
KR100604870B1 (en) * | 2004-06-16 | 2006-07-31 | 삼성전자주식회사 | Field effect transistor improvable junction abruptness and method for manufacturing the same |
JP4675585B2 (en) | 2004-06-22 | 2011-04-27 | シャープ株式会社 | Field effect transistor |
JP2006013303A (en) * | 2004-06-29 | 2006-01-12 | Toshiba Corp | Semiconductor device and its manufacturing method |
US7042009B2 (en) * | 2004-06-30 | 2006-05-09 | Intel Corporation | High mobility tri-gate devices and methods of fabrication |
KR100545863B1 (en) | 2004-07-30 | 2006-01-24 | 삼성전자주식회사 | Semiconductor device having a fin structure and method of manufacturing the same |
US7348284B2 (en) | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US7071064B2 (en) * | 2004-09-23 | 2006-07-04 | Intel Corporation | U-gate transistors and methods of fabrication |
US7332439B2 (en) * | 2004-09-29 | 2008-02-19 | Intel Corporation | Metal gate transistors with epitaxial source and drain regions |
US7422946B2 (en) | 2004-09-29 | 2008-09-09 | Intel Corporation | Independently accessed double-gate and tri-gate transistors in same process flow |
US7361958B2 (en) * | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US6949768B1 (en) | 2004-10-18 | 2005-09-27 | International Business Machines Corporation | Planar substrate devices integrated with finfets and method of manufacture |
US7244640B2 (en) * | 2004-10-19 | 2007-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating a body contact in a Finfet structure and a device including the same |
US20060086977A1 (en) * | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US7193279B2 (en) * | 2005-01-18 | 2007-03-20 | Intel Corporation | Non-planar MOS structure with a strained channel region |
US7470951B2 (en) * | 2005-01-31 | 2008-12-30 | Freescale Semiconductor, Inc. | Hybrid-FET and its application as SRAM |
US7518196B2 (en) * | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
US20060202266A1 (en) | 2005-03-14 | 2006-09-14 | Marko Radosavljevic | Field effect transistor with metal source/drain regions |
US7858481B2 (en) | 2005-06-15 | 2010-12-28 | Intel Corporation | Method for fabricating transistor with thinned channel |
US7547637B2 (en) | 2005-06-21 | 2009-06-16 | Intel Corporation | Methods for patterning a semiconductor film |
US7279375B2 (en) | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
US20070018239A1 (en) * | 2005-07-20 | 2007-01-25 | International Business Machines Corporation | Sea-of-fins structure on a semiconductor substrate and method of fabrication |
US7402875B2 (en) | 2005-08-17 | 2008-07-22 | Intel Corporation | Lateral undercut of metal gate in SOI device |
US7479421B2 (en) | 2005-09-28 | 2009-01-20 | Intel Corporation | Process for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby |
US20070090416A1 (en) * | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
US7452768B2 (en) * | 2005-10-25 | 2008-11-18 | Freescale Semiconductor, Inc. | Multiple device types including an inverted-T channel transistor and method therefor |
US8513066B2 (en) * | 2005-10-25 | 2013-08-20 | Freescale Semiconductor, Inc. | Method of making an inverted-T channel transistor |
US7341916B2 (en) * | 2005-11-10 | 2008-03-11 | Atmel Corporation | Self-aligned nanometer-level transistor defined without lithography |
US7485503B2 (en) | 2005-11-30 | 2009-02-03 | Intel Corporation | Dielectric interface for group III-V semiconductor device |
US7396711B2 (en) * | 2005-12-27 | 2008-07-08 | Intel Corporation | Method of fabricating a multi-cornered film |
US7323373B2 (en) * | 2006-01-25 | 2008-01-29 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device with decreased undercutting of semiconductor material |
EP1833094B1 (en) * | 2006-03-06 | 2011-02-02 | STMicroelectronics (Crolles 2) SAS | Formation of shallow SiGe conduction channel |
US7449373B2 (en) * | 2006-03-31 | 2008-11-11 | Intel Corporation | Method of ion implanting for tri-gate devices |
JP4421618B2 (en) * | 2007-01-17 | 2010-02-24 | 東京エレクトロン株式会社 | Manufacturing method of fin-type field effect transistor |
US7612405B2 (en) * | 2007-03-06 | 2009-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fabrication of FinFETs with multiple fin heights |
US7560785B2 (en) * | 2007-04-27 | 2009-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having multiple fin heights |
US20090001470A1 (en) * | 2007-06-26 | 2009-01-01 | Anderson Brent A | Method for forming acute-angle spacer for non-orthogonal finfet and the resulting structure |
US7741672B2 (en) * | 2007-11-01 | 2010-06-22 | International Business Machines Corporation | Bridged gate FinFet |
US7927938B2 (en) | 2007-11-19 | 2011-04-19 | Micron Technology, Inc. | Fin-JFET |
ES2489615T3 (en) * | 2007-12-11 | 2014-09-02 | Apoteknos Para La Piel, S.L. | Use of a compound derived from p-hydroxyphenyl propionic acid for the treatment of psoriasis |
US8362566B2 (en) | 2008-06-23 | 2013-01-29 | Intel Corporation | Stress in trigate devices using complimentary gate fill materials |
US8148776B2 (en) * | 2008-09-15 | 2012-04-03 | Micron Technology, Inc. | Transistor with a passive gate |
US8202780B2 (en) * | 2009-07-31 | 2012-06-19 | International Business Machines Corporation | Method for manufacturing a FinFET device comprising a mask to define a gate perimeter and another mask to define fin regions |
US8362568B2 (en) * | 2009-08-28 | 2013-01-29 | International Business Machines Corporation | Recessed contact for multi-gate FET optimizing series resistance |
US8420476B2 (en) * | 2010-05-27 | 2013-04-16 | International Business Machines Corporation | Integrated circuit with finFETs and MIM fin capacitor |
CN102768957B (en) * | 2011-05-06 | 2016-09-14 | 中国科学院微电子研究所 | Fin formula field effect transistor and manufacture method thereof |
CN103839819A (en) * | 2012-11-25 | 2014-06-04 | 中国科学院微电子研究所 | Semiconductor device and manufacture method thereof |
US10707346B2 (en) * | 2015-09-25 | 2020-07-07 | Intel Corporation | High-voltage transistor with self-aligned isolation |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855247A (en) * | 1988-01-19 | 1989-08-08 | Standard Microsystems Corporation | Process for fabricating self-aligned silicide lightly doped drain MOS devices |
JPH0212835A (en) * | 1988-06-30 | 1990-01-17 | Toshiba Corp | Semiconductor device and manufacture thereof |
JPH0214578A (en) | 1988-07-01 | 1990-01-18 | Fujitsu Ltd | Semiconductor device |
JPH042168A (en) * | 1990-04-19 | 1992-01-07 | Fujitsu Ltd | Mos type field effect transistor and manufacture thereof |
JP2558931B2 (en) * | 1990-07-13 | 1996-11-27 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JPH04150682A (en) | 1990-10-15 | 1992-05-25 | Tadashi Fujiwara | Improvement method for picture information recording density |
JPH04321271A (en) * | 1991-04-19 | 1992-11-11 | Mitsubishi Electric Corp | Semiconductor device |
JP2740722B2 (en) * | 1992-06-29 | 1998-04-15 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
JP3156001B2 (en) * | 1993-02-10 | 2001-04-16 | 日本電信電話株式会社 | Method for manufacturing semiconductor device |
KR960030440A (en) * | 1995-01-12 | 1996-08-17 | 모리시다 요이치 | Semiconductor device and manufacturing method thereof |
US5675164A (en) | 1995-06-07 | 1997-10-07 | International Business Machines Corporation | High performance multi-mesa field effect transistor |
JP2809185B2 (en) * | 1996-03-29 | 1998-10-08 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5767558A (en) * | 1996-05-10 | 1998-06-16 | Integrated Device Technology, Inc. | Structures for preventing gate oxide degradation |
US5789289A (en) * | 1996-06-18 | 1998-08-04 | Vanguard International Semiconductor Corporation | Method for fabricating vertical fin capacitor structures |
US5714786A (en) * | 1996-10-31 | 1998-02-03 | Micron Technology, Inc. | Transistors having controlled conductive spacers, uses of such transistors and methods of making such transistors |
US6015997A (en) * | 1997-02-19 | 2000-01-18 | Micron Technology, Inc. | Semiconductor structure having a doped conductive layer |
US6013569A (en) * | 1997-07-07 | 2000-01-11 | United Microelectronics Corp. | One step salicide process without bridging |
US6177699B1 (en) * | 1998-03-19 | 2001-01-23 | Lsi Logic Corporation | DRAM cell having a verticle transistor and a capacitor formed on the sidewalls of a trench isolation |
US6236080B1 (en) * | 1999-07-22 | 2001-05-22 | Worldwide Semiconductor Manufacturing Corp. | Method of manufacturing a capacitor for high density DRAMs |
-
1999
- 1999-12-09 US US09/458,531 patent/US6252284B1/en not_active Expired - Lifetime
-
2001
- 2001-03-08 US US09/801,473 patent/US6432829B2/en not_active Expired - Fee Related
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7872310B2 (en) * | 2002-08-26 | 2011-01-18 | International Business Machines Corporation | Semiconductor structure and system for fabricating an integrated circuit chip |
US20090134463A1 (en) * | 2002-08-26 | 2009-05-28 | Abadeer Wagdi W | Semiconductor structure and system for fabricating an integrated circuit chip |
KR101029383B1 (en) * | 2002-11-08 | 2011-04-15 | 어드밴스드 마이크로 디바이시즈, 인코포레이티드 | Double gate semiconductor device having separate gates |
US6838322B2 (en) * | 2003-05-01 | 2005-01-04 | Freescale Semiconductor, Inc. | Method for forming a double-gated semiconductor device |
US20040219722A1 (en) * | 2003-05-01 | 2004-11-04 | Pham Daniel T. | Method for forming a double-gated semiconductor device |
US6909147B2 (en) * | 2003-05-05 | 2005-06-21 | International Business Machines Corporation | Multi-height FinFETS |
US20040222477A1 (en) * | 2003-05-05 | 2004-11-11 | International Business Machines Corporation | Multi-height finfets |
WO2004100290A3 (en) * | 2003-05-05 | 2005-02-24 | Ibm | Multi-height finfets |
US6982464B2 (en) | 2003-06-12 | 2006-01-03 | Advanced Micro Devices, Inc. | Dual silicon layer for chemical mechanical polishing planarization |
GB2418534A (en) * | 2003-06-12 | 2006-03-29 | Advanced Micro Devices Inc | Finfet with dual silicon gate layer for chemical mechanical polishing planarization |
KR101123377B1 (en) * | 2003-06-12 | 2012-03-27 | 글로벌파운드리즈 인크. | Finfet with dual silicon gate layer for chemical mechanical polishing planarization |
WO2004112146A1 (en) * | 2003-06-12 | 2004-12-23 | Advanced Micro Devices, Inc. | Finfet with dual silicon gate layer for chemical mechanical polishing planarization |
US20050056845A1 (en) * | 2003-06-12 | 2005-03-17 | Krishnashree Achuthan | Dual silicon layer for chemical mechanical polishing planarization |
DE112004001030B4 (en) * | 2003-06-12 | 2008-09-25 | Advanced Micro Devices, Inc., Sunnyvale | FINFET with double silicon gate layer for chemical mechanical polishing |
GB2418534B (en) * | 2003-06-12 | 2007-01-31 | Advanced Micro Devices Inc | Finfet with dual silicon gate layer for chemical mechanical polishing planarization |
WO2005001908A3 (en) * | 2003-06-23 | 2005-06-02 | Advanced Micro Devices Inc | Strained semiconductor device and method of manufacture |
GB2418533A (en) * | 2003-06-23 | 2006-03-29 | Advanced Micro Devices Inc | Strained semiconductor device and method of manufacture |
GB2418533B (en) * | 2003-06-23 | 2007-03-28 | Advanced Micro Devices Inc | Semiconductor device and method of manufacture |
WO2005001908A2 (en) * | 2003-06-23 | 2005-01-06 | Advanced Micro Devices, Inc. | Strained semiconductor device and method of manufacture |
US20050003593A1 (en) * | 2003-06-23 | 2005-01-06 | Advanced Micro Devices, Inc. | Semiconductor device and method of manufacture |
US6913959B2 (en) | 2003-06-23 | 2005-07-05 | Advanced Micro Devices, Inc. | Method of manufacturing a semiconductor device having a MESA structure |
KR101065046B1 (en) * | 2003-06-23 | 2011-09-19 | 글로벌파운드리즈 인크. | Semiconductor device and method of manufacture |
WO2005050730A1 (en) * | 2003-11-20 | 2005-06-02 | Otto-Von-Guericke- Universität Magdeburg | Method for the production of a nanoscale semiconductor structure and vertical semiconductor components based on said semiconductor structure |
WO2006003104A1 (en) * | 2004-06-30 | 2006-01-12 | International Business Machines Corporation | Method and structure for strained finfet devices |
Also Published As
Publication number | Publication date |
---|---|
US6432829B2 (en) | 2002-08-13 |
US6252284B1 (en) | 2001-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6252284B1 (en) | Planarized silicon fin device | |
US7018551B2 (en) | Pull-back method of forming fins in FinFets | |
US6492212B1 (en) | Variable threshold voltage double gated transistors and method of fabrication | |
US6744101B2 (en) | Non-uniform gate/dielectric field effect transistor | |
US7256455B2 (en) | Double gate semiconductor device having a metal gate | |
US6645797B1 (en) | Method for forming fins in a FinFET device using sacrificial carbon layer | |
US7087471B2 (en) | Locally thinned fins | |
US7449733B2 (en) | Semiconductor device and method of fabricating the same | |
US6762101B2 (en) | Damascene double-gate FET | |
US6458662B1 (en) | Method of fabricating a semiconductor device having an asymmetrical dual-gate silicon-germanium (SiGe) channel MOSFET and a device thereby formed | |
US8084818B2 (en) | High mobility tri-gate devices and methods of fabrication | |
US7960232B2 (en) | Methods of designing an integrated circuit on corrugated substrate | |
US6933183B2 (en) | Selfaligned source/drain FinFET process flow | |
US6955969B2 (en) | Method of growing as a channel region to reduce source/drain junction capacitance | |
EP1519421A1 (en) | Multiple gate semiconductor device and method for forming same | |
US7750378B2 (en) | Field effect transistor and method of fabricating the same | |
US20040094807A1 (en) | Tri-gate devices and methods of fabrication | |
US20050285186A1 (en) | Semiconductor device and method of fabricating the same | |
US7186599B2 (en) | Narrow-body damascene tri-gate FinFET | |
US20080035997A1 (en) | Fin Field-Effect Transistor and Method for Fabricating a Fin Field-Effect Transistor | |
JP5270093B2 (en) | Tri-gate FinFET formed by damascene process | |
US20070010059A1 (en) | Fin field effect transistors (FinFETs) and methods for making the same | |
US7416925B2 (en) | Doped structure for finfet devices | |
US6967175B1 (en) | Damascene gate semiconductor processing with local thinning of channel region | |
US6146952A (en) | Semiconductor device having self-aligned asymmetric source/drain regions and method of fabrication thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Expired due to failure to pay maintenance fee |
Effective date: 20100813 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |